An analytical hot-carrier induced degradation model in polysilicon TFTs

Hot-carrier effects in n-channel polysilicon thin-film transistors (TFTs), with channel width W=10 /spl mu/m and length L=10 /spl mu/m, are investigated. An analytical model predicting the post-stress performance is presented, by treating the channel of the stressed device as a series combination of a damaged region extended over a length /spl Delta/L beside the drain and a region of length L-/spl Delta/L having the properties of the unstressed device. The apparent channel mobility is derived considering that the mobility of the damaged region is described with the mobility of amorphous Si TFTs, whereas the mobility of the undamaged region is described with the mobility of the virgin device. From the evolution of the static characteristics during stress, the properties of the damaged region with stress time are investigated.

[1]  Adonios Thanailakis,et al.  Substrate current and degradation of n-channel polycrystalline silicon thin-film transistors , 2005, Microelectron. Reliab..

[2]  G. Kamarinos,et al.  On-state drain current modeling of large-grain poly-Si TFTs based on carrier transport through latitudinal and longitudinal grain boundaries , 2005, IEEE Transactions on Electron Devices.

[3]  Philip K. T. Mok,et al.  Ultra-thin elevated channel poly-Si TFT technology for fully-integrated AMLCD system on glass , 2000 .

[4]  J. Stoemenos,et al.  Excimer laser annealing of amorphous and solid-phase-crystallized silicon films , 1999 .

[5]  C.W. Chen,et al.  The anomalous behavior of hydrogenated/unhydrogenated polysilicon thin-film transistors under electric stress , 1997, IEEE Electron Device Letters.

[6]  T.-Y. Huang,et al.  Mechanism of device degradation in n- and p-channel polysilicon TFTs by electrical stressing , 1990, IEEE Electron Device Letters.

[7]  F. J. Garcia Sanchez,et al.  New procedure for the extraction of basic a-Si:H TFT model parameters in the linear and saturation regions , 2001 .

[8]  R. Carluccio,et al.  Hot carrier effects in polycrystalline silicon thin-film transistors: analysis of electrical characteristics and noise performance modifications , 1999 .

[9]  Jean Brini,et al.  Effect of grain boundaries on hot-carrier induced degradation in large grain polysilicon thin-film transistors , 2000 .

[10]  Zhiguo Meng,et al.  High performance low temperature metal-induced unilaterally crystallized polycrystalline silicon thin film transistors for system-on-panel applications , 2000 .

[11]  G. Kamarinos,et al.  Anomalous turn-on voltage degradation during hot-carrier stress in polycrystalline silicon thin-film transistors , 2001, IEEE Electron Device Letters.

[12]  H. Kong,et al.  TWO-DIMENSIONAL SIMULATION STUDY OF FIELD-EFFECT OPERATION IN UNDOPED POLY-SI THIN-FILM TRANSISTORS , 1995 .

[13]  D Davazoglou,et al.  Electrical stressing effects in solid-phase crystallized polysilicon thin film transistors , 2002 .

[14]  Jean Brini,et al.  Threshold voltage of excimer-laser-annealed polycrystalline silicon thin-film transistors , 2000 .

[15]  J. B. Kuo,et al.  An analytical moderate inversion drain current model for polycrystalline silicon thin‐film transistors considering deep and tail states in the grain boundary , 1996 .

[16]  Michael S. Shur,et al.  Physics of amorphous silicon based alloy field‐effect transistors , 1984 .