High performance asynchronous ASIC back-end design flow using single-track full-buffer standard cells

This work presents a back-end design flow for high performance asynchronous ASICs using single-track full-buffer (STFB) standard cells and industry standard CAD tools to perform schematic capture, simulation, layout, placement and routing. This flow is demonstrated and evaluated on a 64-bit asynchronous prefix adder and its test circuitry. The STFB standard cells provide low latency and fast cycle-times at the expense of some timing assumptions. This paper demonstrates that, by controlling top-block sizes and/or wire length within the place & route flow, ultra-high-performance circuits can be automatically designed. In particular, in the TSMC 0.25/spl mu/m process our post-layout STFB standard-cell 64-bit asynchronous prefix adder requires 0.96 mm/sup 2/, offers a latency of 2.1 ns, has a throughput of 1.4 GHz, and operates at five process corners as well as a wide-range of temperatures and voltages.

[1]  Peter A. Beerel,et al.  A Low-Control-Overhead Asynchronous Differential Equation Solver , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[2]  Rajit Manohar,et al.  Asynchronous Parallel Prefix Computation , 1998, IEEE Trans. Computers.

[3]  Ravi Kumar Kolagotla,et al.  A 1.0-nsec 32-bit prefix tree adder in 0.25-/spl mu/m static CMOS , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[4]  Andrew M Lines,et al.  Pipelined Asynchronous Circuits , 1998 .

[5]  William J. Dally,et al.  Digital systems engineering , 1998 .

[6]  Karl Papadantonakis,et al.  The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[7]  Steven M. Nowick,et al.  High-throughput asynchronous pipelines for fine-grain dynamic datapaths , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).

[8]  Steven M. Nowick,et al.  Transformations for the synthesis and optimization of asynchronous distributed control , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[9]  Kees van Berkel,et al.  Single-track handshake signaling with application to micropipelines and handshake circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[10]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[12]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[13]  Peter A. Beerel,et al.  Single-track asynchronous pipeline templates using 1-of-N encoding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[14]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[15]  Peter A. Beerel,et al.  A channel based asynchronous low power high performance standard-cell based sequential decoder implemented with QDI templates , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..

[16]  Alain J. Martin,et al.  Asynchronous Pulse Logic , 2002 .

[17]  Marc Renaudin,et al.  ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[18]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[19]  Hosahalli R. Srinivas,et al.  A folded 32-bit prefix tree adder in 0.16-/spl mu/m static CMOS , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).