Characterization and modeling of low-frequency noise in MOSFETs

For many years, RF and analog integrated circuits have been mainly developed using bipolar and compound semiconductor technologies due to their better performance. In the last years, the advance made in CMOS technology allowed analog and RF circuits to be built with such a technology, but the use of CMOS technology in RF application instead of bipolar technology has brought more issues in terms of noise. The noise cannot be completely eliminated and will therefore ultimately limit the accuracy of measurements and set a lower limit on how small signals can be detected and processed in an electronic circuit. One kind of noise which affects MOS transistors much more than bipolar ones is the low-frequency noise. In MOSFETs, low-frequency noise is mainly of two kinds: flicker or 1/f noise and random telegraph signal noise (RTS). The objective of this thesis is to characterize and to model the low-frequency noise by studying RTS and flicker noise under both constant and switched bias conditions. The effect of different biasing schemes on both RTS and flicker noise in time and frequency domain has been investigated.

[1]  C. Fiegna,et al.  Measurement and simulation of gate voltage dependence of RTS emission and capture time constants in MOSFETs , 2008, 2008 9th International Conference on Ultimate Integration of Silicon.

[2]  Cristian Ravariu,et al.  Threshold voltage extraction methods for MOS transistors , 2000, 2000 International Semiconductor Conference. 23rd Edition. CAS 2000 Proceedings (Cat. No.00TH8486).

[3]  James E. Cherry.  D & C , 2000 .

[4]  Yuan Taur,et al.  MOSFET channel length: extraction and interpretation , 2000 .

[5]  E. Arnold,et al.  Surface states and 1/f noise in MOS transistors , 1967 .

[6]  Pierre Magnan,et al.  Analysis and reduction of signal readout circuitry temporal noise in CMOS image sensors for low-light levels , 2000 .

[7]  Coulomb Energy of Traps in Semiconductor Space Charge Regions , 1993 .

[8]  H. Fu,et al.  Theory and experiments on surface 1/f noise , 1972 .

[9]  H. Wallinga,et al.  Modeling of RTS noise in MOSFETs under steady-state and large-signal excitation , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  L. Selmi,et al.  Low field electron and hole mobility of SOI transistors fabricated on ultrathin silicon films for deep submicrometer technology application , 2001 .

[11]  Chih-Hung Chen,et al.  A review of gate tunneling current in MOS devices , 2006, Microelectron. Reliab..

[12]  G. Knoblinger,et al.  A 0.13 /spl mu/m CMOS platform with Cu/low-k interconnects for system on chip applications , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[13]  E. Klumperink,et al.  Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators , 1999, IEEE J. Solid State Circuits.

[14]  C. Jacoboni,et al.  The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials , 1983 .

[15]  M. Tiebout,et al.  Reduction of low-frequency noise in MOSFETs under switched gate and substrate bias , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.

[16]  Y. Nemirovsky,et al.  1/ f noise reduction of metal‐oxide‐semiconductor transistors by cycling from inversion to accumulation , 1991 .

[17]  R. Hall.  Electron-Hole Recombination in Germanium , 1952 .

[18]  M. Schulz,et al.  Coulomb energy of traps in semiconductor space‐charge regions , 1993 .

[19]  C. Leyris,et al.  Impact of Random Telegraph Signal in CMOS Image Sensors for Low-Light Levels , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[20]  M. Tiebout,et al.  The impact of substrate bias on RTS and flicker noise in MOSFETs operating under switched gate bias , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[22]  F. Hooge.  1/f noise sources , 1994 .

[23]  Michael J. Uren,et al.  1/f and random telegraph noise in silicon metal‐oxide‐semiconductor field‐effect transistors , 1985 .

[24]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[25]  J. Brugler,et al.  Charge pumping in MOS devices , 1969 .

[26]  S. Machlup,et al.  Noise in Semiconductors: Spectrum of a Two‐Parameter Random Signal , 1954 .

[28]  F. Heiman,et al.  The effects of oxide traps on the MOS capacitance , 1965 .

[29]  Yannis Tsividis,et al.  Current copier cells , 1988 .

[30]  H. Mikoshiba,et al.  1/f noise in n-channel silicon-gate MOS transistors , 1982, IEEE Transactions on Electron Devices.

[31]  L. Ren,et al.  1⧸f-noise in the hall voltage of epitaxial n-GaAs , 1993 .

[32]  H. Wallinga,et al.  MOSFET 1/f noise measurement under switched bias conditions , 2000, IEEE Electron Device Letters.

[33]  Rudy J. van de Plassche,et al.  Dynamic element matching for high-accuracy monolithic D/A converters , 1976 .

[34]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[35]  A. Abidi,et al.  Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures , 1994 .

[36]  E. Vandamme,et al.  Critical Discussion on Unified Noise Models for MOSFETs , 2000 .

[37]  T. Hsiang,et al.  Study of 1/f noise in N-MOSFET's: Linear region , 1985, IEEE Transactions on Electron Devices.

[38]  S. T. Hsu.  Surface state related noise in MOS transistors , 1970 .

[39]  M. J. Knitel,et al.  Constant and Switched Bias Low Frequency Noise in p-MOSFETs with Varying Gate Oxide Thickness , 2002, 32nd European Solid-State Device Research Conference.

[40]  N. S. Saks,et al.  Theory and measurement of quantization effects on SiSiO2 interface trap modeling , 1992 .

[41]  Guido Groeseneken,et al.  Correlation between 1/f noise and interface state density at the Fermi level in field‐effect transistors , 1985 .

[42]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[43]  Gordon E. Moore.  Cramming more components onto integrated circuits With unit cost falling as the number of components per circuit rises , by 1975 economics may dictate squeezing as many as 65 , 000 components on a single silicon chip , .

[44]  H. Grubin.  The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[45]  E. Klumperink,et al.  Modeling random telegraph noise under switched bias conditions using cyclostationary RTS noise , 2003 .

[46]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[47]  F. M. Klaassen,et al.  Characterization of low 1/f noise in MOS transistors , 1971 .

[48]  Eddy Simoen,et al.  The decrease of ‘‘random telegraph signal’’ noise in metal‐oxide‐semiconductor field‐effect transistors when cycled from inversion to accumulation , 1992 .

[49]  M. Dutoit,et al.  Random telegraph signals in deep submicron n-MOSFET's , 1994 .

[50]  Eric A. Vittoz,et al.  Very accurate dynamic current mirrors , 1989 .

[51]  C. Sah,et al.  Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors☆ , 1966 .

[52]  E. Klumperink,et al.  Reducing MOSFET 1/f noise and power consumption by switched biasing , 1999, IEEE Journal of Solid-State Circuits.

[53]  D. Schroder.  Semiconductor Material and Device Characterization , 1990 .

[54]  L. Forbes,et al.  MOSFET 1/f noise measurement under switched bias conditions , 2004, 2004 IEEE Workshop on Microelectronics and Electron Devices.

[55]  M. Kuhn,et al.  A quasi-static technique for MOS C-V and surface state measurements , 1970 .

[56]  Gérard Ghibaudo,et al.  Electrical noise and RTS fluctuations in advanced CMOS devices , 2002, Microelectron. Reliab..

[57]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[58]  S. Decoutere,et al.  Impact of technology scaling on the input and output features of RF-MOSFETs: effects and modeling , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[59]  Interpretation Yuan Taur.  MOSFET Channel Length: Extraction and , 2000 .

[60]  William A. Gardner,et al.  Characterization of cyclostationary random signal processes , 1975, IEEE Trans. Inf. Theory.

[61]  Serge Biesemans,et al.  Practical accuracy analysis of some existing effective channel length and series resistance extraction methods for MOSFET's , 1998 .

[62]  Mark E. Law,et al.  Simulation of oxide trapping noise in submicron n-channel MOSFETs , 2003 .

[63]  Zeynep Celik-Butler,et al.  Effects of quantization on random telegraph signals observed in deep-submicron MOSFETs , 2000 .

[64]  W. Read,et al.  Statistics of the Recombinations of Holes and Electrons , 1952 .

[65]  F. Hooge.  1/ƒ noise is no surface effect , 1969 .

[66]  M. J. Kirton,et al.  Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .

[67]  J. Jopling,et al.  Erratic fluctuations of sram cache vmin at the 90nm process technology node , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[68]  F. Berz,et al.  Theory of low frequency noise in Si MOST's , 1970 .

[69]  I. Lundström,et al.  Low frequency noise in MOS transistors—I Theory , 1968 .

[70]  L.K.J. Vandamme,et al.  Experimental studies on 1/f noise , 1981 .

[71]  M. Tiebout,et al.  Reduction of VCO phase noise through forward substrate biasing of switched MOSFETs , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[72]  Ping-Keung Ko,et al.  A physics-based MOSFET noise model for circuit simulators , 1990 .

[73]  M. Leys,et al.  1/f noise at room temperature in n-type GaAs grown by molecular beam epitaxy , 1991 .

[74]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[75]  F. Fang,et al.  Transport Properties of Electrons in Inverted Silicon Surfaces , 1968 .

[76]  C. Hu,et al.  A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors , 1990 .

[77]  Chih-Tang Sah,et al.  Models and experiments on degradation of oxidized silicon , 1987 .

[78]  Antonio Napolitano,et al.  Cyclostationarity: Half a century of research , 2006, Signal Process..

[79]  F. N. Hooge,et al.  1/f noise , 1976 .

[80]  S. Takagi,et al.  On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .

[81]  M. Lundstrom.  Fundamentals of carrier transport , 1990 .

[82]  L.K.J. Vandamme,et al.  Model for 1/f; noise in MOS transistors biased in the linear region , 1980 .

[83]  Gerard Ghibaudo,et al.  New method for the extraction of MOSFET parameters , 1988 .

[84]  A. Ziel.  Noise in solid state devices and circuits , 1986 .

[85]  R. Howard,et al.  Discrete Resistance Switching in Submicrometer Silicon Inversion Layers: Individual Interface Traps and Low-Frequency ( 1 f ?) Noise , 1984 .

[86]  Z. Çelik-Butler,et al.  A method for locating the position of oxide traps responsible for random telegraph signals in submicron MOSFETs , 2000 .

[87]  Hyungcheol Shin,et al.  Accurate Extraction of the Trap Depth from RTS Noise Data by Including Poly Depletion Effect and Surface Potential Variation in MOSFETs , 2007, IEICE Trans. Electron..

[88]  M. Tiebout,et al.  Noise Reduction in CMOS Circuits Through Switched Gate and Forward Substrate Bias , 2009, IEEE Journal of Solid-State Circuits.

[89]  Jung-Suk Goo,et al.  MOS C-V characterization of ultrathin gate oxide thickness (1.3-1.8 nm) , 1999, IEEE Electron Device Letters.

[90]  Eddy Simoen,et al.  Influence of the substrate voltage on the random telegraph signal parameters in submicron n-channel metal-oxide-semiconductor field-effect transistors under a constant inversion charge density , 2000 .

[91]  F. Stern,et al.  Properties of Semiconductor Surface Inversion Layers in the Electric Quantum Limit , 1967 .

[92]  G. Ghibaudo,et al.  Improved split C-V method for effective mobility extraction in sub-0.1-/spl mu/m Si MOSFETs , 2004, IEEE Electron Device Letters.