Implementing a high-performance multithreaded microprocessor: A case study in high-level design and validation
暂无分享,去创建一个
[1] Min Xu,et al. A regulated transitive reduction (RTR) for longer memory race recording , 2006, ASPLOS XII.
[2] Fredrik Larsson,et al. Simics: A Full System Simulation Platform , 2002, Computer.
[3] Burton J. Smith. Architecture And Applications Of The HEP Multiprocessor Computer System , 1982, Optics & Photonics.
[4] Roland E. Wunderlich,et al. In-system FPGA prototyping of an Itanium microarchitecture , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[5] Nirav Hemant Dave. Designing a Processor in Bluespec , 2005 .
[6] Flavius Gruian,et al. VHDL vs. Bluespec system verilog: a case study on a Java embedded architecture , 2008, SAC '08.
[7] Babak Falsafi,et al. A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs , 2008, FPGA '08.
[8] Rainer Leupers,et al. RTL processor synthesis for architecture exploration and implementation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[9] J. Gregory Steffan,et al. The microarchitecture of FPGA-based soft processors , 2005, CASES '05.
[10] D. E. Shepherd. Designing a Processor , 1994 .
[11] John Wawrzynek,et al. BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.
[12] Yoshinori Takeuchi,et al. PEAS-III: an ASIP design environment , 2000, Proceedings 2000 International Conference on Computer Design.
[13] Daniel D. Gajski,et al. SPECC: Specification Language and Methodology , 2000 .