ESD protection for a 5.5 GHz LNA in 90 nm RF CMOS — Implementation concepts, constraints and solutions

Design and implementation of ESD protection for a 5.5 GHz Low Noise Amplifier (LNA) fabricated in a 90 nm RF CMOS technology is presented. An on-chip inductor, added as ldquoplug-and-playrdquo, is used as ESD protection for the RF pins. The consequences of design and process, as well as the limited freedom on the ESD protection implementation for all pins to be protected are presented in detail and additional improvements are suggested.

[1]  Dimitri Linten,et al.  Integration of a 90nm RF CMOS technology (200GHz f,,, - 150GHz fT NMOS) demonstrated on a 5GHz LNA , 2004 .

[2]  Ming-Dou Ker,et al.  ESD protection design for giga-Hz RF CMOS LNA with novel impedance-isolation technique , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  G. Groeseneken,et al.  Advanced modelling and parameter extraction of the MOSFET ESD breakdown triggering in the 90nm CMOS node technologies , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[4]  Elyse Rosenbaum,et al.  Comprehensive ESD protection for RF inputs , 2005, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  Anabela Veloso,et al.  Weibull slope and voltage acceleration of ultra-thin (1.1-1.45 nm EOT) oxynitrides , 2004 .

[6]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[7]  M. Steyaert,et al.  High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection , 2001 .

[8]  P. Wambacq,et al.  Low-power 5 GHz LNA and VCO in 90 nm RF CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[9]  P. Wambacq,et al.  Design-driven optimisation of a 90 nm RF CMOS process by use of elevated source/drain , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[10]  T. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996 .