Integration of butterfly and inverse butterfly nets in embedded processors: Effects on power saving

Many software functions are not efficiently executed by standard microprocessors. This happens when the operation granularity and data wordlength are different with respect to those of the microprocessor's architecture. Important improvements in speed and power can be obtained by integrating hardware accelerators in standard microprocessor architectures. This work, based on [1], shows that the integration of a Bit Manipulation Unit (BMU) [2] in an Altera NIOS-2 soft processor architecture [3] allows very interesting speed-up and power saving factors.

[1]  Gian Carlo Cardarilli,et al.  Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit , 2010, 2010 8th Workshop on Intelligent Solutions in Embedded Systems.

[2]  Ruby B. Lee,et al.  Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors , 2008, J. Signal Process. Syst..

[3]  Ruby B. Lee,et al.  Bit permutation instructions for accelerating software cryptography , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.

[4]  A. Tsai,et al.  PipeRench: A virtualized programmable datapath in 0.18 micron technology , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[5]  G.C. Cardarilli,et al.  Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.

[6]  Y. Hilewitz,et al.  Comparing fast implementations of bit permutation instructions , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[7]  Gian Carlo Cardarilli,et al.  Fine-grain Reconfigurable Functional Unit for embedded processors , 2011, 2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR).

[8]  Michael D. Smith,et al.  A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.

[9]  Scott Hauck,et al.  The Chimaera reconfigurable functional unit , 2004 .