Detection of Defects Using Fault Model Oriented Test Sequences

This paper analyzes the possibilities and limitations of defect detection using fault model oriented test sequences. The analysis is conducted through the example of a short defect considering the static voltage test technique. Firstly, the problem of defect excitation and effect propagation is studied. It is shown that the effect can be either a defective effect or a defect-free effect depending on the value of unpredictable parameters. The concept of ‘Analog Detectability Interval’ (ADI) is used to represent the range of the unpredictable parameters creating a defective effect. It is demonstrated that the ADIs are pattern dependent. New concepts (‘Global ADI’, ‘Covered ADI’) are then proposed to optimize the defect detection taking into account the unpredictable parameters. Finally, the ability of a fault oriented test sequence to detect defect is discussed. In particular, it is shown that the test sequence generated to target the stuck-at faults can reasonably guarantee short defect detection till a limit given by the Analog Detectability Intervals.

[1]  M. Ray Mercer,et al.  All Tests for a Fault are Not Eyually Valuable for Defect Detection , 1992, Proceedings International Test Conference 1992.

[2]  Paul C. Wiscombe,et al.  A comparison of stuck-at fault coverage and I/sub DDQ/ testing on defect levels , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[4]  R. R. Fritzemeier,et al.  Zero defects or zero stuck-at faults-CMOS IC process improvement with I/sub DDQ/ , 1990, Proceedings. International Test Conference 1990.

[5]  Robert C. Aitken,et al.  IDDQ testing as a component of a test suite: The need for several fault coverage metrics , 1992, J. Electron. Test..

[6]  M. Ray Mercer,et al.  Limitations in predicting defect level based on stuck-at fault coverage , 1994, Proceedings of IEEE VLSI Test Symposium.

[7]  Michel Renovell,et al.  The concept of resistance interval: a new parametric model for realistic resistive bridging fault , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[8]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[9]  John M. Acken,et al.  Fault Model Evolution For Diagnosis: Accuracy vs Precision , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[11]  Yuyun Liao,et al.  Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[12]  R. Keith Treece,et al.  Increased CMOS IC stuck-at fault coverage with reduced I/sub DDQ/ test sets , 1990, Proceedings. International Test Conference 1990.

[13]  Michel Renovell,et al.  A unified model for inter-gate and intra-gate CMOS bridging fault: the configuration ratio , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[14]  Michele Favalli,et al.  Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[15]  Michel Renovell,et al.  Test strategy sensitivity to defect parameters , 1997, Proceedings International Test Conference 1997.

[16]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[17]  M. Ray Mercer,et al.  Using target faults to detect non-target defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[18]  Heinrich Theodor Vierhaus,et al.  CMOS bridges and resistive transistor faults: IDDQ versus delay effects , 1993, Proceedings of IEEE International Test Conference - (ITC).

[19]  Michele Favalli,et al.  Parametric Bridging Fault Characterieation for the Fault Simulation of Library-Based ICs , 1992, Proceedings International Test Conference 1992.

[20]  Keith Baker,et al.  I/sub DDQ/ testing because 'zero defects isn't enough': a Philips perspective , 1990, Proceedings. International Test Conference 1990.

[21]  Yuyun Liao,et al.  Optimal voltage testing for physically-based faults , 1996, Proceedings of 14th VLSI Test Symposium.

[22]  Michel Renovell,et al.  CMOS bridging fault modeling , 1994, Proceedings of IEEE VLSI Test Symposium.

[23]  Michel Renovell,et al.  The Configuration Ratio: A Model for Simulating CMOS Intra-Gate Bridge with Variable Logic Thresholds , 1994, EDCC.

[24]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.