Energy issues in multimedia systems

This paper presents possible optimization to reduce the energy budget for systems-on-chip (SoC) designs that will be used in next generation multimedia systems. Since future multimedia systems will include the processor core(s), the entire memory system, system buses, I/O controllers, system clocking and control and, in wireless applications, RF components, all on one chip, lowering power dissipation in next generation multimedia chips presents a number of design challenges. Possible strategies for managing the power budget in future multimedia SoCs are presented. Reducing the power consumption of the memory system, system control, and system buses are a particular focus.

[1]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1995 .

[2]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[3]  William H. Mangione-Smith,et al.  The filter cache: an energy efficient memory structure , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[4]  Gary K. Yeap,et al.  Practical Low Power Digital VLSI Design , 1997 .

[5]  Hiroshi Kawaguchi,et al.  Low-power CMOS design through VTH control and low-swing circuits , 1997, ISLPED '97.

[6]  Jan M. Rabaey.  System-level power estimation and optimization—challenges and perspectives , 1997, ISLPED '97.

[7]  Toru Shimizu,et al.  M32R/D-integrating DRAM and microprocessor , 1997, IEEE Micro.

[8]  Francky Catthoor.  Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions , 1998, Proceedings Design, Automation and Test in Europe.

[9]  Wu Ye,et al.  An alternative architecture for on-chip global interconnect: segmented bus power modeling , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[10]  M. J. Irwin,et al.  Number representations for reducing data bus power dissipation , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[11]  Kanad Ghose,et al.  ENERGY EFFICIENT CACHE ORGANIZATIONS FOR SUPERSCALAR PROCESSORS , 1998 .

[12]  Hui Zhang,et al.  Low-swing interconnect interface circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[13]  A. Hemani,et al.  Lowering power consumption in clock by using globally asynchronous locally synchronous design style , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[14]  Norman P. Jouppi,et al.  Performance of image and video processing with general-purpose processors and media ISA extensions , 1999, ISCA.

[15]  Narayanan Vijaykrishnan,et al.  Clock power issues in system-on-a-chip designs , 1999, Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm.

[16]  Benjamin Bishop,et al.  Databus charge recovery: practical considerations , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[17]  Y. Taur,et al.  The incredible shrinking transistor , 1999, IEEE Spectrum.

[18]  Steve Winder,et al.  The Telephone System , 2001 .

[19]  IEEE Spectrum , 2022 .