Novel time-interleaved variable center-frequency, single-bit A/D and D/A sigma-delta modulator topologies

This paper presents the design, modelling and analysis of novel multi-path time-interleaved analog and digital sigma-delta modulators that can operate at any arbitrary centre-frequency from DC to Nyquist. Dual- and quadruple-path fourth-order Butterworth, Chebyshev, inverse Chebyshev and elliptical based sigma-delta modulators are designed, which offer designers the flexibility of specifying the centre-frequency, pass-band/stop-band attenuation as well as the signal bandwidth. These topologies are compared in terms of their signal-to-noise ratios, hardware complexity, stability, tonality and sensitivity to non-idealities. In addition, this paper presents the mathematical modelling and evaluation of tones caused by the finite wordlengths of these digital multi-path sigma-delta modulators when excited by sinusoidal input signals.

[1]  Minho Kwon,et al.  A time-interleaved recursive loop band-pass delta-sigma modulator for a digital IF CDMA receiver , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[3]  Michael Peter Kennedy,et al.  Maximum Sequence Length MASH Digital Delta–Sigma Modulators , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Ian Galton.  One-bit dithering in delta-sigma modulator-based D/A conversion , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5]  Gabor C. Temes,et al.  Oversampling delta-sigma data converters : theory, design, and simulation , 1992 .

[6]  Tai-Haur Kuo,et al.  The design of high-order bandpass sigma-delta modulators using low-spread single-stage structure , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[7]  Terri S. Fiez,et al.  A comparative analysis of parallel delta-sigma ADC architectures , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Yong Ping Xu,et al.  Multibit Delta-Sigma Modulator With Noise-Shaping Dynamic Element Matching , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Michael Peter Kennedy,et al.  Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking—Part II: Non-Constant Input , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[11]  Izzet Kale,et al.  Design and evaluation of time-interleaved variable center-frequency sigma-delta modulators , 2013, 2013 18th International Conference on Digital Signal Processing (DSP).

[12]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[13]  Muhammad Taher Abuelma'atti.  Spectrum of a nonlinearly quantised equal-amplitude dual-tone signal , 2001 .

[14]  Ali Afzali-Kusha,et al.  Reduced complexity 1-bit high-order digital delta-sigma modulator for low-voltage fractional-N frequency synthesis applications , 2005 .

[15]  Dandan Li,et al.  Stable high-order delta-sigma digital-to-analog converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.