论文信息 - Generic scheduling methods for a linear QR array SoC processor

Generic scheduling methods for a linear QR array SoC processor

A scheduling method for implementing a generic linear QR array processor architecture is presented. This improves on previous work. It also considerably simplifies the derivation of schedules for a folded linear system, where detailed account has to be taken of processor cell latency. The architecture and scheduling derived provide the basis of a generator for the rapid design of System-on-a-Chip (SoC) cores for QR decomposition.

Gaye Lightbody | John V. McCanny | Yi Hu | Zhaohui Liu | Richard L. Walke

[1] S. Haykin,et al. Adaptive Filter Theory , 1986 .

[2] Gaye Lightbody,et al. Linear QR Architecture for a Single Chip Adaptive Beamformer , 2000, J. VLSI Signal Process..

[3] John V. McCanny,et al. Hierarchical VHDL libraries for DSP ASIC design , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[4] J. G. McWhirter,et al. Recursive Least-Squares Minimization Using A Systolic Array , 1983, Optics & Photonics.

[5] T. Kailath,et al. Fast, recursive-least-squares transversal filters for adaptive filtering , 1984 .

[6] Richard Lewis Walke. High sample-rate Givens rotations for recursive least squares , 1997 .

[7] J. G. McWhirter,et al. Systolic Adaptive Beamforming , 1993 .