CASSE: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip

As SoC complexity grows new methodologies and tools for system design and time-effective ditsign space exploration are required. In this paper we introduce a tool called CASSE, what stands for Camellia system-on-chip simulation environment. CASSE is a fast, flexible, and modular SystemC-based simulation environment which aims to be useful for design-space exploration and system-level design at different abstraction levels. The tool uses transaction-level modeling techniques for fast simulations and easy architectural modeling, and bridge the gap to system implementation by a progressive refinement approach. CASSE is being used in the European 1ST-2001-34410 CAMELLIA project, which focuses on the mapping of innovative smart imaging applications onto an existing video encoding architecture.

[1]  Ed F. Deprettere,et al.  System level design with SPADE: an M-JPEG case study , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[2]  Om Prakash Gangwal,et al.  Eclipse: heterogeneous multiprocessor architecture for flexible media processing , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[3]  Rainer Leupers,et al.  Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs , 2008, SAMOS.

[4]  Kees G. W. Goossens,et al.  C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems , 2002, Des. Autom. Embed. Syst..

[5]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[6]  Ed F. Deprettere,et al.  Y-Chart Based System Level Performance Analysis: An M-JPEG Case Study , 2000 .

[7]  Gabriela Nicolescu,et al.  Multiprocessor SoC platforms: a component-based design approach , 2002, IEEE Design & Test of Computers.

[8]  R. Harwig,et al.  Ambient Intelligence: invisible electronics emerging , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[9]  Ahmed Amine Jerraya,et al.  Unified component integration flow for multi-processor SoC design and validation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.