Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems

This paper presents a code compression and on-the-fly decompression scheme suitable for coarse-grain reconfigurable technologies. A novel unit-grouping dictionary based compression technique utilizing special control bits to increase the effective storage capacity of the dictionaries is implemented and compared against an existing suitable technique for an example reconfigurable system. Compressions ratios in the range of 40%-59% are recorded with new scheme.

[1]  Yuan Xie,et al.  Code compression for embedded VLIW processors using variable-to-fixed coding , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Tughrul Arslan,et al.  Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.