A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH

This paper presents a hw/sw codesign methodology based on BORPH, an operating system designed for FPGA-based reconfigurable computers (RC's). By providing native kernel support for FPGA hardware, BORPH offers a homogeneous UNIX interface for both software and hardware processes. Hardware processes inherit the same level of service from the kernel, such as file system support, as typical UNIX software processes. Hardware and software components of a design therefore run as hardware and software processes within BORPH's run-time environment. The familiar and language independent UNIX kernel interface facilitates easy design reuse and rapid application development. Performance of our current implementation and our experience with developing a real-time wireless digital signal processing system based on BORPH will be presented.

[1]  Sofiène Tahar,et al.  Design and verification of SystemC transaction-level models , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Theerayod Wiangtong,et al.  A Unified Codesign Run-Time Environment for the UltraSONIC Reconfigurable Computer , 2003, FPL.

[3]  Adam Donlin,et al.  A Virtual File System for Dynamically Reconfigurable FPGAs , 2004, FPL.

[4]  J. Makino,et al.  PROGRAPE-1: a programmable special-purpose computer for many-body simulations , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[5]  Lara Dolecek,et al.  Quantization Effects in Low-Density Parity-Check Decoders , 2007, 2007 IEEE International Conference on Communications.

[6]  Antonio Cañas,et al.  FPGA Implemenation of Multi-layer Perceptrons for Speech Recognition , 2003, FPL.

[7]  Preeti Ranjan Panda,et al.  SystemC - a modeling platform supporting multiple design abstractions , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[8]  Bohn Stafleu van Loghum,et al.  Online … , 2002, LOG IN.

[9]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[10]  Rudy Lauwereins,et al.  Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Robert W. Brodersen,et al.  Improving Usability of FPGA-Based Reconfigurable Computers Through Operating System Support , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[12]  Erwin A. de Kock,et al.  Design and programming of embedded multiprocessors: an interface-centric approach , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[13]  Thomas A. Henzinger,et al.  INTERFACE-BASED DESIGN , 2005 .

[14]  Piotr Bala,et al.  Large Scale Protein Sequence Alignment Using FPGA Reprogrammable Logic Devices , 2004, FPL.

[15]  Marco Platzner,et al.  A Runtime Environment for Reconfigurable Hardware Operating Systems , 2004, FPL.

[16]  David A. Kearney,et al.  Introducing ReConfigME: An Operating System for Reconfigurable Computing , 2002, FPL.

[17]  S.M. Mishra,et al.  A real time cognitive radio testbed for physical and link layer experiments , 2005, First IEEE International Symposium on New Frontiers in Dynamic Spectrum Access Networks, 2005. DySPAN 2005..

[18]  Kei Hiraki,et al.  Over 10Gbps String Matching Mechanism for Multi-stream Packet Scanning Systems , 2004, FPL.

[19]  Robert W. Brodersen,et al.  Rapid design and analysis of communication systems using the BEE hardware emulation environment , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[20]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[21]  Marco Platzner,et al.  Executing Hardware Tasks on Dynamically Reconfigurable Devices Under Real-Time Conditions , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[22]  Lara Dolecek,et al.  GEN03-6: Investigation of Error Floors of Structured Low-Density Parity-Check Codes by Hardware Emulation , 2006, IEEE Globecom 2006.

[23]  Rob A. Rutenbar,et al.  A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA , 2007, FPGA '07.