Experimental evaluation of device degradation subject to oxide soft breakdown

Abstract Deep submicron MOS transistors subject to oxide soft breakdown (SBD) are evaluated. The experimental results demonstrate that the threshold voltage and mobility degrade after SBD as evidenced by shifts of oxide trap charges and interface states. Hot electron injection triggers more SBD occurrences as shown in the gate and substrate currents after stress.

[1]  Profiling interface traps in MOS transistors by the DC current-voltage method , 1996, IEEE Electron Device Letters.

[2]  G. Mura,et al.  Are soft breakdown and hard breakdown of ultrathin gate oxides actually different failure mechanisms? , 2000, IEEE Electron Device Letters.

[3]  Guido Groeseneken,et al.  On the properties of the gate and substrate current after soft breakdown in ultrathin oxide layers , 1998 .

[4]  A unified approach to profiling the lateral distributions of both oxide charge and interface states in n-MOSFET's under various bias stress conditions , 1997 .

[5]  M. Heyns,et al.  Soft breakdown of ultra-thin gate oxide layers , 1996 .

[6]  J. Kavalieros,et al.  Direct-current measurements of oxide and interface traps on oxidized silicon , 1995 .

[7]  J. Cai,et al.  Monitoring interface traps by DCIV method , 1999 .

[8]  Serguei Okhonin,et al.  Comparison of gate-induced drain leakage and charge pumping measurements for determining lateral interface trap profiles in electrically stressed MOSFETs , 1996 .

[9]  D. Dimaria.  Defect generation in field-effect transistors under channel-hot-electron stress , 2000 .

[10]  D. Dimaria,et al.  Defect generation under substrate-hot-electron injection into ultrathin silicon dioxide layers , 1999 .

[11]  A. Ghetti,et al.  Field acceleration for oxide breakdown-can an accurate anode hole injection model resolve the E vs. 1/E controversy? , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[12]  J. Bude,et al.  Explanation of soft and hard breakdown and its consequences for area scaling , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[13]  Guido Groeseneken,et al.  On the hot-carrier-induced post-stress interface trap generation in n-channel MOS transistors , 1994 .

[14]  I. Eisele,et al.  Influence of gate oxide breakdown on MOSFET device operation , 2000 .

[15]  Jordi Suñé,et al.  Soft breakdown conduction in ultrathin (3-5 nm) gate dielectrics , 2000 .