A Case Study of FPGA Blokus Duo Solver by System-Level Design
暂无分享,去创建一个
Shinya Honda | Yuki Ando | Masataka Ogawa | Yuya Mizoguchi | Kouta Kumagai | Miaw Torng-Der | S. Honda | Miaw Torng-Der | Yuki Ando | Masataka Ogawa | Yuya Mizoguchi | Kouta Kumagai
[1] Hiroaki Takada,et al. RTOS and Codesign Toolkit for Multiprocessor Systems-on-Chip , 2007, 2007 Asia and South Pacific Design Automation Conference.
[2] M. Chinnadurai,et al. HIGH LEVEL SYNTHESIS , 2011 .
[3] Christian Haubelt,et al. Electronic System-Level Synthesis Methodologies , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] K. Wakabayashi. CyberWorkBench: integrated design environment based on C-based behavior synthesis and verification , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..
[5] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .
[6] Daniel Gajski,et al. Hardware/software partitioning and pipelining , 1997, DAC.