A 2.2 mW regenerative FM-UWB receiver in 65 nm CMOS

A 4–4.5 GHz receiver front-end consisting of a 35 dB voltage gain regenerative amplifier, ultra-narrowband RF filter and an envelope detector demodulator for FM-UWB communication is described in this paper. Implemented in 65 nm CMOS, the measured receiver sensitivity is −83 dBm at 100 kbps data rate with 15 dB output SNR (10−6 BER). The 0.3 mm2 test chip includes a 50 Ohm buffer amplifier to facilitate testing and consumes 2.2 mW (excluding buffer) from a 1 V supply.

[1]  E.H. Armstrong.  Some Recent Developments In The Audion Receiver , 1997, Proceedings of the IEEE.

[2]  M. Weybright,et al.  High performance and low power transistors integrated in 65nm bulk CMOS technology , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[3]  Anant Sahai,et al.  Fundamental design tradeoffs in cognitive radio systems , 2006, TAPAS '06.

[4]  J.R. Long,et al.  A Wideband FM Demodulator for a Low-Complexity FM-UWB Receiver , 2006, 2006 European Conference on Wireless Technology.

[5]  Yi Zhao,et al.  A 9mW high band FM-UWB receiver front-end , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[6]  Tetsuya Asai,et al.  On-chip PVT compensation techniques for low-voltage CMOS digital LSIs , 2009, 2009 IEEE International Symposium on Circuits and Systems.