A deterministic dynamic element matching approach for testing high-resolution ADCs with low-accuracy excitations

Dynamic element matching (DEM) is capable of providing good average linearity performance in matching critical circuits in the presence of major component mismatch, but the approach has received minimal industrial adoption outside of Sigma-Delta structures because of challenges associated with implementation of a required randomizer and because of the time-local nonstationarity. This paper presents a DEM approach to analog-to-digital converter (ADC) testing in which low-precision DEM digital-to-analog converters (DACs) are used to generate stimulus signals for ADCs under test. It is shown that in a testing environment, this approach provides very high precision test results, and time-local nonstationarity is of no concern. In addition to traditional random DEM techniques, a deterministic DEM (DDEM) strategy that eliminates the need for a randomizer is introduced. The performance of the DDEM method is established mathematically and validated with detailed simulation results. Furthermore, the DDEM method requires far fewer samples to achieve the same level of average linearity than the random DEM approach. It is demonstrated that both the random DEM and DDEM methods can be used to accurately test ADCs with linearity that far exceeds that of the DAC used as a signal generator. This technique of using imprecise excitations and DEM to test much more accurate ADCs offers potential for use in both production test and built-in self-test environments where high linearity test sources are difficult to implement

[1]  C. Samori,et al.  Double-index averaging: a novel technique for dynamic element matching in /spl Sigma/-/spl Delta/ A/D converters , 1999 .

[2]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[3]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[4]  Degang Chen,et al.  A modified histogram approach for accurate self-characterization of analog-to-digital converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Yu Lin,et al.  Yield enhancement with optimal area allocation for ratio-critical analog circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Gordon W. Roberts,et al.  A frequency response, harmonic distortion, and intermodulation distortion test for BIST of a sigma-delta ADC , 1996 .

[7]  Franco Maloberti,et al.  Use of dynamic element matching in a multi-path sigma-delta modulator , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  Taco Zwemstra,et al.  Built-in self-test methodology for A/D converters , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[9]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[10]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[11]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  Degang Chen,et al.  BIST and production testing of ADCs using imprecise stimulus , 2003, TODE.

[13]  Gordon W. Roberts,et al.  Signal generation using periodic single and multi-bit sigma-delta modulated streams , 1997, Proceedings International Test Conference 1997.

[14]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[15]  Degang Chen,et al.  A blind identification approach to digital calibration of analog-to-digital converters for built-in-self-test , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[16]  Degang Chen,et al.  Accurate testing of analog-to-digital converters using low linearity signals with stimulus error identification and removal , 2005, IEEE Transactions on Instrumentation and Measurement.

[17]  Ian Galton,et al.  A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis , 1998 .

[18]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[19]  Degang Chen,et al.  Linearity testing of precision analog-to-digital converters using stationary nonlinear inputs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[20]  Randall L. Geiger,et al.  A 9b 165MS/s 1.8V pipelined ADC with all digital transistors amplifier , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[21]  Ian Galton,et al.  An analysis of the partial randomization dynamic element matching technique , 1998 .

[22]  Randall L. Geiger,et al.  Formulation of INL and DNL yield estimation in current-steering D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[23]  I. Fujimori,et al.  A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[24]  Michel Renovell,et al.  Towards an ADC BIST scheme using the histogram test technique , 2000, Proceedings IEEE European Test Workshop.

[25]  Edgar Sanchez-Sinencio,et al.  On-chip ramp generators for mixed-signal BIST and ADC self-test , 2003, IEEE J. Solid State Circuits.

[26]  Van De Plassche,et al.  Dynamic element matching for high-accuracy monolithic D/A converters , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[27]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[28]  E. Sanchez-Sinencio,et al.  Very linear ramp-generators for high resolution ADC BIST and calibration , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[29]  Michel Renovell,et al.  A high accuracy triangle-wave signal generator for on-chip ADC testing , 2002, Proceedings The Seventh IEEE European Test Workshop.

[30]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[31]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[32]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[33]  Bozena Kaminska,et al.  Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits , 1997, Proceedings International Test Conference 1997.