Enhanced Performance of P-FET Omega-Gate SoI Nanowire With Recessed-SiGe Source-Drain Down to 13-nm Gate Length

Ultrashort gate length silicon-on-insulator nanowire (NW) transistors with embedded source/drain (S/D) SiGe stressors were fabricated. An enhancement of P-FET NW performance is achieved using in situ HCl+GeH4 etching and selective epitaxial growth of boron-doped Si0.7Ge0.3 for the formation of recessed S/D. For the first time, an ION current improvement of +100% along the 〈110〉 direction induced by SiGe S/D is achieved in Omega-FET NWs down to 13-nm gate length. The current enhancement coming from uniaxial compressive strain of recessed SiGe S/D stressors in narrow-channel transistors is well demonstrated (+100% versus +40% in wide planar FET).

[1]  Christophe Delerue,et al.  Effects of strain on the carrier mobility in silicon nanowires. , 2012, Nano letters.

[2]  A. Hikavyy,et al.  85nm-wide 1.5mA/µm-ION IFQW SiGe-pFET: Raised vs embedded Si0.75Ge0.25 S/D benchmarking and in-depth hole transport study , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[3]  J. Jopling,et al.  High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[5]  O. Faynot,et al.  Strain-Induced Performance Enhancement of Trigate and Omega-Gate Nanowire FETs Scaled Down to 10-nm Width , 2013, IEEE Transactions on Electron Devices.

[6]  Dramatically enhanced performance of recessed SiGe source-drain PMOS by in-situ etch and regrowth technique (InSERT) , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[7]  E. Joseph,et al.  Gate-all-around silicon nanowire 25-stage CMOS ring oscillators with diameter down to 3 nm , 2010, 2010 Symposium on VLSI Technology.

[8]  Germanium Source and Drain Stressors for Ultrathin-Body and Nanowire Field-Effect Transistors , 2008, IEEE Electron Device Letters.

[9]  O. Faynot,et al.  First demonstration of ultrathin body c-SiGe channel FDSOI pMOSFETs combined with SiGe(:B) RSD: Drastic improvement of electrostatics (Vth,p tuning, DIBL) and transport (μ0, Isat) properties down to 23nm gate length , 2011, 2011 International Electron Devices Meeting.

[10]  Donggun Park,et al.  Experimental Investigation on Superior PMOS Performance of Uniaxial Strained ≪110≫ Silicon Nanowire Channel By Embedded SiGe Source/Drain , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  L. H. Vanamurth,et al.  Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[12]  Mark Y. Liu,et al.  Technology Options for 22 nm and Beyond , 2010 .

[13]  Hans Kosina,et al.  Large enhancement in hole velocity and mobility in p-type [110] and [111] silicon nanowires by cross section scaling: an atomistic analysis. , 2010, Nano letters.

[14]  O. Faynot,et al.  Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm , 2012, IEEE Electron Device Letters.

[15]  Embedded Source/Drain SiGe Stressor Devices on SOI: Integrations, Performance, and Analyses , 2006, IEEE Transactions on Electron Devices.