Analog-to-digital conversion using noise shaping and time encoding

Low-voltage CMOS technologies pose new problems in the design of multibit continuous-time sigma-delta modulators. One of these problems is the implementation of the coarse quantizer with an array of voltage comparators. This work presents a novel architecture of multibit continuous-time sigma-delta modulator that employs a time encoding quantizer and irregular sampling instead of a flash analog-to-digital converter. The time-encoding quantizer is based in a modulated oscillator that produces a two-level signal. A digital decoder converts the binary signal into an irregularly sampled multibit signal that is interpolated and fed back into the loop filter of the sigma-delta modulator. This architecture is especially adequate for low-voltage technologies due to the absence of a resistive reference ladder in the quantizer and may permit a significant reduction of the complexity of the existing continuous-time sigma-delta modulators.

[1]  E. Roza,et al.  Analog-to-digital conversion via duty-cycle modulation , 1997 .

[2]  Martin Vetterli,et al.  Error-Rate Characteristics of Oversampled Analog-to-Digital Conversion , 1998, IEEE Trans. Inf. Theory.

[3]  M. Unser,et al.  Interpolation revisited [medical images application] , 2000, IEEE Transactions on Medical Imaging.

[4]  M. Moyal,et al.  A 700/900mW/channel CMOS dual analog front-end IC for VDSL with integrated 11.5/14.5dBm line drivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  L. Rabiner,et al.  A digital signal processing approach to interpolation , 1973 .

[6]  Patrizia Greco,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-μm CMOS , 2005 .

[7]  F. Kuttner,et al.  A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[8]  László Tóth,et al.  Fast recovery algorithms for time encoded bandlimited signals , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[9]  László Tóth,et al.  Time encoding and perfect recovery of bandlimited signals , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[10]  Maurits Ortmanns,et al.  A 1.5-V 12-bit power-efficient continuous-time third-order /spl Sigma//spl Delta/ modulator , 2003 .

[11]  M. Clara,et al.  A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.

[12]  R. L. Stens,et al.  Sampling theory in Fourier and signal analysis : advanced topics , 1999 .

[13]  H. Hegt,et al.  An 8MHz, 72 dB SFDR Asynchronous Sigma-Delta Modulator with 1.5mW power dissipation , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[14]  Arthur H. M. van Roermund,et al.  Sigma-delta modulators operating at a limit cycle , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.