An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization

We propose an array-based test circuit for efficiently characterizing gate dielectric breakdown. Such a design is highly beneficial when studying this statistical process, where up to thousands of samples are needed to create an accurate time to breakdown Weibull distribution. The proposed circuit also facilitates investigations of any spatial correlation of dielectric failures, and can monitor a progressive decrease in gate resistance. Measurement results are presented from a 32 × 32 test array implemented in a 130-nm bulk CMOS process. Results show that this system is capable of taking accurate measurements across a range of voltages and temperatures, which is critical for extrapolating accelerated stress experiment results to expected device lifetimes under realistic operating conditions.

[1]  J. Sune,et al.  A Compact Model for Oxide Breakdown Failure Distribution in Ultrathin Oxides Showing Progressive Breakdown , 2008, IEEE Electron Device Letters.

[2]  J. Stathis,et al.  Non-Arrhenius temperature dependence of reliability in ultrathin silicon dioxide films , 1999 .

[3]  Jordi Suñé,et al.  Experimental evidence of T/sub BD/ power-law for voltage dependence of oxide breakdown in ultrathin gate oxides , 2002 .

[4]  M. Kerber,et al.  Lifetime Prediction for CMOS Devices with Ultra Thin Gate Oxides Based on Progressive Breakdown , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  E. Rosenbaum,et al.  High-frequency time-dependent breakdown of SiO/sub 2/ , 1991, IEEE Electron Device Letters.

[6]  L. Anselin.  Local Indicators of Spatial Association—LISA , 2010 .

[7]  J. Sune,et al.  Statistics of competing post-breakdown failure modes in ultrathin MOS devices , 2006, IEEE Transactions on Electron Devices.

[8]  Yung-Huei Lee,et al.  Prediction of Logic Product Failure Due To Thin-Gate Oxide Breakdown , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[9]  David Blaauw,et al.  A statistical approach for full-chip gate-oxide reliability analysis , 2008, ICCAD 2008.

[10]  Liang-Teck Pang,et al.  Impact of Layout on 90nm CMOS Process Parameter Fluctuations , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[11]  J. Plusquellic,et al.  A test structure for characterizing local device mismatches , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[12]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .

[13]  David Blaauw,et al.  Compact In-Situ Sensors for Monitoring Negative-Bias-Temperature-Instability Effect and Oxide Degradation , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[14]  Edward J. Nowak,et al.  CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics , 2002, IBM J. Res. Dev..

[15]  D. Cox,et al.  An Analysis of Transformations , 1964 .

[16]  George E. Policello,et al.  An Asymptotically Distribution-Free Test for Symmetry versus Asymmetry , 1980 .

[17]  M. Kerber,et al.  Voltage Acceleration of TBD and Its Correlation to Post Breakdown Conductivity of N- and P-Channel MOSFETs , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[18]  Jordi Suñé,et al.  Physics-Based Percolation Model of Oxide Breakdown , 2007 .

[19]  A.T. Krishnan,et al.  Analytic Extension of the Cell-Based Oxide Breakdown Model to Full Percolation and its Implications , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[20]  R. Degraeve,et al.  The influence of elevated temperature on degradation and lifetime prediction of thin silicon-dioxide films , 2000 .

[21]  J. Stathis.  Gate Oxide Reliability for Nano-Scale CMOS , 2006, 2006 25th International Conference on Microelectronics.

[22]  Jordi Suñé,et al.  Frequency dependence of degradation and breakdown of thin SiO2 films , 1995 .