Efficient compensation of delay variations in high-speed network-on-chip data links

This paper analyzes high-speed source-synchronous network-on-chip data links in terms of yield loss due to delay variations. We show that statistical process variations can significantly reduce yield at high data rates and high bus widths. An on-chip delay calibration architecture for individual calibration of rise and fall delay times is proposed and analyzed on system level using Monte Carlo simulations. A sizing strategy for compensation delay elements is derived for yield maximization with low effort in terms of chip area and energy consumption.

[1]  Christer Svensson,et al.  Well-behaved global on-chip interconnect , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Chulwoo Kim,et al.  Wide frequency range duty cycle correction circuit for DDR interface , 2008, IEICE Electron. Express.

[3]  Eisse Mensink,et al.  Low-Power, High-Speed Transceivers for Network-on-Chip Communication , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Patrick Chiang,et al.  A 0.6 mW/Gb/s, 6.4–7.2 Gb/s Serial Link Receiver Using Local Injection-Locked Ring Oscillators in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  Wim Vanderbauwhede,et al.  Impact of device variability in the communication structures for future synchronous SoC designs , 2009, 2009 International Symposium on System-on-Chip.

[6]  B. Nauta,et al.  A 3-Gb/s/ch transceiver for 10-mm uninterrupted RC-limited global on-chip interconnects , 2006, IEEE Journal of Solid-State Circuits.

[7]  Michael P. Flynn,et al.  A 9-Gbit/s Serial Transceiver for On-Chip Global Signaling Over Lossy Transmission Lines , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  J.A. Tierno,et al.  A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.