Leakage Power Minimization of Nanoscale CMOS Circuits via Non-Critical Path Transistor Sizing

A leakage power minimization method in nanoscale CMOS circuits by transistor sizing in non-critical paths is presented. It is shown that a small increase in delay by transistor downsizing of non-critical paths can provide a significant reduction in leakage power. Moreover, nonlinear dependence of leakage current on width (due to inverse narrow width effects) can be exploited to minimize leakage power at non-minimum widths. A 64-bit carry-lookahead adder, with carry blocks optimized for speed and sum blocks minimized for leakage power, achieves a reduction in leakage power by about 25%.

[1]  Andrew B. Kahng,et al.  Impact of gate-length biasing on threshold-voltage selection , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[2]  Bo Fu,et al.  Energy-delay minimization in nanoscale domino logic , 2006, GLSVLSI '06.

[3]  Geoff V. Merrett,et al.  Leakage Power Analysis and Comparison of Deep Submicron Logic Gates , 2004, PATMOS.

[4]  B. Achiriloaie,et al.  VI REFERENCES , 1961 .

[5]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[6]  D. Schmitt-Landsiedel,et al.  Impact of STI-induced stress, inverse narrow width effect, and statistical V/sub TH/ variations on leakage currents in 120 nm CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[7]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.

[8]  Gang Qu,et al.  A combined gate replacement and input vector control approach for leakage current reduction , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Borivoje Nikolic,et al.  Combining dual-supply, dual-threshold and transistor sizing for power reduction , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[10]  M.A. Bayoumi,et al.  Leakage sources and possible solutions in nanometer CMOS technologies , 2005, IEEE Circuits and Systems Magazine.

[11]  S. Narendra,et al.  Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[12]  Eby G. Friedman,et al.  Sleep switch dual threshold Voltage domino logic with reduced standby leakage current , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.