A Novel Task Communication and Scheduling Algorithm for NoC-based MPSoC

With the high performance demand, recent embedded systems are mostly based on NoC (Network-on-Chip) architectures, which would bring complex on-chip communication and scheduling problems. In this paper, a novel task scheduling algorithm which statically schedules both communication transactions and computation tasks onto heterogeneous NoC architectures under real-time constraints is presented. Our algorithm is capable of assigning tasks onto different processing elements (PE) automatically and scheduling their execution. We map tasks onto an 8× 8 NoC-based MPSoC to show that our scheduling algorithm leads to reduction in the total execution time, energy consumption. Experimental results show that for a multimedia application, more than 40% energy savings have been observed compared to the schedules generated by a standard scheduler.

[1]  Luca Benini,et al.  A Fast and Accurate Technique for Mapping Parallel Applications on Stream-Oriented MPSoC Platforms with Communication Awareness , 2007, International Journal of Parallel Programming.

[2]  Radu Marculescu,et al.  User-Aware Dynamic Task Allocation in Networks-on-Chip , 2008, 2008 Design, Automation and Test in Europe.

[3]  Diederik Verkest,et al.  Run-Time Management of a MPSoC Containing FPGA Fabric Tiles , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Ahmad Khademzadeh,et al.  MinRoot and CMesh: Interconnection Architectures for Network-on-Chip Systems , 2009 .

[5]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[6]  Massoud Pedram,et al.  An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[7]  Théodore Marescaux,et al.  Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles , 2005, Design, Automation and Test in Europe.

[8]  Ahmad Khademzadeh,et al.  DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip , 2008, IEICE Electron. Express.

[9]  Wim Vanderbauwhede,et al.  An Analytical Performance Model for the Spidergon NoC , 2007, 21st International Conference on Advanced Information Networking and Applications (AINA '07).

[10]  Jörg Henkel,et al.  ADAM: Run-time agent-based distributed application mapping for on-chip communication , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[11]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[12]  André B. J. Kokkeler,et al.  Multi-core architectures and streaming applications , 2008, SLIP '08.

[13]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[14]  Nicola Concer,et al.  aEqualized: A novel routing algorithm for the Spidergon Network On Chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[15]  Partha Pratim Pande,et al.  Design of a switch for network on chip applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[16]  L. Carro,et al.  Time and energy efficient mapping of embedded applications onto NoCs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[17]  Heiko Kalte,et al.  Context saving and restoring for multitasking in reconfigurable systems , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[18]  E. Carvalho,et al.  Congestion-aware task mapping in heterogeneous MPSoCs , 2008, 2008 International Symposium on System-on-Chip.