Validation and evaluation for defect-kill-rate and yield estimation models in semiconductor manufacturing
暂无分享,去创建一个
[1] U. Kaempf,et al. The binomial test: a simple tool to identify process problems , 1995 .
[2] J. A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing , 1990 .
[3] Vijayan N. Nair,et al. Model-free estimation of defect clustering in integrated circuit fabrication , 1997 .
[4] Robert Spence,et al. The Parametric Yield Enhancement of Integrated Circuits , 1991, Int. J. Circuit Theory Appl..
[5] Chi-Hao Yeh,et al. Robust design of multiple dynamic quality characteristics , 2005 .
[6] Albert V. Ferris-Prabhu,et al. On the assumptions contained in semiconductor yield models , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] J. Zalnoski,et al. Limited yield estimation for visual defect sources , 1997 .
[8] R. K. Nahar. The yield models and defect density monitors for integrated circuit diagnosis , 1993 .
[9] N. Nishio,et al. Advanced defect-kill-rate estimation and yield analysis incorporating defect clustering , 1999, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314).