A Family of Stateful Memristor Gates for Complete Cascading Logic

The conditional switching of memristors to execute stateful implication logic is an example of in-memory computation to potentially provide high energy efficiency and improved computation speed by avoiding the movement of data back and forth between a processing chip and memory and/or storage. Since the first demonstration of memristor implication logic, a significant goal has been to improve the logic cascading to make it more practical. Here, we describe and experimentally demonstrate nine symmetry-related Boolean logic operations by controlling conventional Ta/TaOx/Pt memristors integrated in a crossbar array with applied voltage pulses to perform conditional SET or RESET switching involving two or three devices, i.e., a particular device is switched depending on the state of another device. We introduce a family of four stateful two-memristor logic gates along with the copy and negation operations that enable two-input-one-output complete logic. In addition, we reveal five stateful three-memristor gates that eliminate the need for a separate data copy operation, decreasing the number of steps required for a particular task. The diversity of gates made available by simply applying coordinated sequences of voltages to a memristor crossbar memory significantly improves stateful logic computing efficiency compared to similar approaches that have been proposed.

[1]  J. Yang,et al.  High switching endurance in TaOx memristive devices , 2010 .

[2]  Catherine E. Graves,et al.  Memristor‐Based Analog Computation and Neural Network Classification with a Dot Product Engine , 2018, Advanced materials.

[3]  D. Stewart,et al.  The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits , 2005 .

[4]  Nishil Talati,et al.  Logic Design Within Memristive Memories Using Memristor-Aided loGIC (MAGIC) , 2016, IEEE Transactions on Nanotechnology.

[5]  Uri C. Weiser,et al.  Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Uri C. Weiser,et al.  MAGIC—Memristor-Aided Logic , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Nuo Xu,et al.  Single‐Cell Stateful Logic Using a Dual‐Bit Memristor , 2018, physica status solidi (RRL) - Rapid Research Letters.

[8]  J. Yang,et al.  Anatomy of a Nanoscale Conduction Channel Reveals the Mechanism of a High‐Performance Memristor , 2011, Advanced materials.

[9]  Emmanuelle J. Merced-Grafals,et al.  Repeatable, accurate, and high speed multi-level programming of memristor 1T1R arrays for power efficient analog computing applications , 2016, Nanotechnology.

[10]  D. Ielmini,et al.  Logic Computing with Stateful Neural Networks of Resistive Switches , 2018, Advanced materials.

[11]  Emmanuelle M. Grafals,et al.  Voltage divider effect for the improvement of variability and endurance of TaOx memristor , 2016, Scientific Reports.

[12]  H.-S. Philip Wong,et al.  In-memory computing with resistive switching devices , 2018, Nature Electronics.

[13]  Pierre-Emmanuel Gaillardon,et al.  Memristive logic: A framework for evaluation and comparison , 2017, 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[14]  Brian D. Hoskins,et al.  Optimized stateful material implication logic for three-dimensional data manipulation , 2016, Nano Research.

[15]  D. Jeong,et al.  Memristors for Energy‐Efficient New Computing Paradigms , 2016 .

[16]  Lifeng Liu,et al.  Reconfigurable Nonvolatile Logic Operations in Resistance Switching Crossbar Array for Large‐Scale Circuits , 2016, Advanced materials.

[17]  L. Chua.  Memristor-The missing circuit element , 1971 .

[18]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[19]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[20]  R. Stanley Williams,et al.  Low Variability Resistor–Memristor Circuit Masking the Actual Memristor States , 2015 .

[21]  Cheol Seong Hwang,et al.  Prospective of Semiconductor Memory Devices: from Memory System to Materials , 2015 .