A testability metric for path delay faults and its application

In this paper, we propose a new testability metric for path delay faults. The metric is computed efficiently using a non-enumerative algorithm. It has been validated through extensive experiments and the results indicate a strong correlation between the proposed metric and the path delay fault testability of the circuit. We further apply this metric to derive a path delay fault test application scheme for scan-based BIST. The selection of the test scheme Is guided by the proposed metric. The experimental results illustrate that the derived test application scheme can achieve a higher path delay fault coverage in scan-based BIST. Because of the effectiveness and efficient computation of this metric, it can be used to derive other design-for-testability techniques for path delay faults.

[1]  Vishwani D. Agrawal,et al.  On test coverage of path delay faults , 1996, Proceedings of 9th International Conference on VLSI Design.

[2]  Kwang-Ting Cheng,et al.  Improving the test quality for scan-based BIST using a general test application scheme , 1999, DAC '99.

[3]  Sudhakar M. Reddy,et al.  Improved algorithms for constructive multi-phase test point insertion for scan based BIST , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[4]  Franc Brglez,et al.  Testability-Driven Random Test-Pattern Generation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[6]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[7]  Andrzej Krasniewski,et al.  Circular self-test path: a low-cost BIST technique for VLSI circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Irith Pomeranz,et al.  SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[9]  F. Brglez,et al.  On testability of combinational networks , 1984 .

[10]  Malgorzata Marek-Sadowska,et al.  STARBIST: scan autocorrelated random pattern generation , 1997, DAC.

[11]  Vishwani D. Agrawal,et al.  An exact non-enumerative fault simulator for path-delay faults , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[12]  Vishwani D. Agrawal,et al.  A non-enumerative path delay fault simulator for sequential circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[14]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Irith Pomeranz,et al.  NEST: a nonenumerative test generation method for path delay faults in combinational circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Kwang-Ting Cheng,et al.  An almost full-scan BIST solution-higher fault coverage and shorter test application time , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).