Transient analysis of on-chip power distribution networks using equivalent circuit modeling

This paper presents an efficient method to analyze power distribution networks in the time-domain. Instead of directly analyzing the integration approximated power/ground networks at each time step as previous methods did, the new method first builds the equivalent models for many series RLC-current chains based on their Norton's form companion models in the original networks, and then the precondition conjugate gradient (PCG) based iterative method is used to solve the reduced networks. The solutions of the original networks then are back solved from that of the reduced networks. Our contribution is the introduction of an efficiency algorithm for reducing RLC power/ground network complexities by exploitation of the regularities in the power/ground networks. Experimental results show that the complexities of reduced networks are typically significantly smaller than that of the original circuits, which makes the new algorithm extremely fast. For instance, power/ground networks with more than one million branches can be solved in a few minutes on modern Sun workstations.

[1]  Chung-Kuan Cheng,et al.  Area minimization of power distribution network using efficient nonlinear programming techniques , 2001, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sheldon X.-D. Tan,et al.  Fast power/ground network optimization based on equivalent circuit modeling , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  Ibrahim N. Hajj,et al.  Simulation and optimization of the power distribution network in VLSI circuits , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[4]  Sachin S. Sapatnekar,et al.  Fast analysis and optimization of power/ground networks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  Mark Horowitz,et al.  Techniques for calculating currents and voltages in VLSI power supply networks , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  D. Blaauw,et al.  Design and analysis of power distribution networks in PowerPC/sup TM/ microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2000, DAC.

[8]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[9]  Gene H. Golub,et al.  Matrix computations , 1983 .

[10]  Chingwei Yeh,et al.  Cell-based layout techniques supporting gate-level voltage scaling for low power , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Sani R. Nassif,et al.  Multigrid-like technique for power grid analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[12]  Rajendran Panda,et al.  Design and analysis of power distribution networks in PowerPCTM microprocessors , 1998, DAC 1998.

[13]  José Carlos Goulart de Siqueira,et al.  Differential Equations , 1919, Nature.

[14]  Charlie Chung-Ping Chen,et al.  Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[15]  Charlie Chung-Ping Chen,et al.  Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[16]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[17]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.