A Single-Chip 2.5-Gb/s CMOS Burst-Mode Optical Receiver

This paper describes the design of a 2.5-Gb/s burst-mode optical receiver in a 0.18-mum CMOS process. A dual-gain-mode transimpedance amplifier (TIA) with constant damping factor control is proposed to tolerate a wide dynamic range input signal. By incorporating an automatic threshold tracking circuit (ATC), the TIA and limiting amplifier (LA) are dc coupled with feedforward offset cancellation. Dual-band filters are adopted in the ATC for a rapid response time while keeping the tracking error small. By integrating both a TIA and a post-LA in a single chip, the burst-mode receiver provides a conversion gain of 106 dBmiddotOmega in the high gain mode, 97 dBmiddotOmega in the low gain mode, and a -3-dB bandwidth of 1.85 GHz. The measured input sensitivity, overload level, and dynamic range of the optical receiver are -19 dBm, -2 dBm, and 17 dB, respectively. The response time is less than 50 ns. Operating under a single 1.8-V supply, this chip dissipates only 122 mW.

[1]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[2]  K. Gomyo,et al.  A 1.25-Gb/s CMOS burst-mode optical transceiver for ethernet PON system , 2005, IEEE Journal of Solid-State Circuits.

[3]  Y. Umeda,et al.  1.25-Gb/s burst-mode receiver ICs with quick response for PON systems , 2005, IEEE Journal of Solid-State Circuits.

[5]  Sang-Gug Lee,et al.  A 1.25 Gb/s high sensitive peak detector in optical burst-mode receiver using a 0.18 /spl mu/m CMOS technology , 2003, International Conference on Communication Technology Proceedings, 2003. ICCT 2003..

[6]  Horst Zimmermann,et al.  Three-stage burst-mode transimpedance amplifier in deep-sub-/spl mu/m CMOS technology , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  S. Liter,et al.  A 1.8 V, 2.5 Gbps Burst Mode Optical Receiver with Feedforward Created Reset for EPON System , 2007, 2007 International Symposium on Integrated Circuits.

[8]  Wei-Zen Chen,et al.  Design and anaylsis of a 2.5-Gbps optical receiver analog front-end in a 0.35-μm digital CMOS technology , 2006, IEEE Trans. Circuits Syst. I Regul. Pap..

[9]  Wei-Zen Chen,et al.  A 1.8 V, 10 Gbps fully integrated CMOS optical receiver analog front end , 2004 .

[10]  Jan Vandewege,et al.  A 2.7V 9.8Gb/s Burst-Mode TIA with Fast Automatic Gain Locking and Coarse Threshold Extraction , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  B. Razavi,et al.  - Gb / s Limiting Amplifier and Laser / Modulator Driver in 0 . 18-m CMOS Technology , 2001 .

[12]  Wei-Zen Chen,et al.  A Single Chip 2.5 Gbps CMOS Burst Mode Optical Receiver , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[13]  J. Bauwelinck,et al.  A 1.25-gb/s burst-mode receiver for GPON applications , 2005, IEEE Journal of Solid-State Circuits.