论文信息 - Highly-linear time-difference amplifier

Highly-linear time-difference amplifier

A capacitor-comparator based time-difference amplifier (TDA) is presented. The proposed TDA has a larger input range and linear operation region with less sensitivity to process variations. The TDA has been simulated in a 0.18 μm CMOS process to validate the proposed architecture. Simulation results show less than 1.7% gain error for ±20 ns input time difference range, which is larger than the range of conventional TDAs. The proposed TDA consumes 115.76 μW from a 1.8 V supply.

Yao Suying | Gao Jing | Wang Bin | Nie Kaiming | Zhu Kunkun

[1] Toru Nakura,et al. A 8bit two stage time-to-digital converter using 16x cascaded time difference amplifier in 0.18um CMOS , 2010, Melecon 2010 - 2010 15th IEEE Mediterranean Electrotechnical Conference.

[2] A. Abidi,et al. A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue , 2007, 2007 IEEE Symposium on VLSI Circuits.

[3] Alex Yakovlev,et al. Time difference amplifier design with improved performance parameters , 2012 .

[4] Leonid Belostotski,et al. Highly-linear time-difference amplifier with low sensitivity to process variations , 2011 .

[5] Alexandre Yakovlev,et al. Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[6] E. Charbon,et al. A 128-Channel, 8.9-ps LSB, Column-Parallel Two-Stage TDC Based on Time Difference Amplification for Time-Resolved Imaging , 2012, IEEE Transactions on Nuclear Science.

[7] Jae-Yoon Sim,et al. A high-gain wide-input-range time amplifier with an open-loop architecture and a gain equal to current bias ratio , 2011, IEEE Asian Solid-State Circuits Conference 2011.