Low Complexity LDPC Code Decoders for Next Generation Standards

This paper presents the design of low complexity LDPC codes decoders for the upcoming WiFi (IEEE 802.11n), WiMax (IEEE802.16e) and DVB-S2 standards. A complete exploration of the design space spanning from the decoding schedules, the node processing approximations up to the top-level decoder architecture is detailed. According to this search state-of-the-art techniques for a low complexity design have been adopted in order to meet feasible high throughput decoder implementations. An analysis of the standardized codes from the decoder-aware point of view is also given, presenting, for each one, the implementation challenges (multi rates-length codes) and bottlenecks related to the complete coverage of the standards. Synthesis results on a present 65nm CMOS technology are provided on a generic decoder architecture

[1]  David J. C. MacKay,et al.  Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.

[2]  Hideki Imai,et al.  Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..

[3]  Luca Fanucci,et al.  VLSI design of a high-throughput multi-rate decoder for structured LDPC codes , 2005, 8th Euromicro Conference on Digital System Design (DSD'05).

[4]  Luca Fanucci,et al.  High-precision LDPC codes decoding at the lowest complexity , 2006, 2006 14th European Signal Processing Conference.

[5]  Luca Fanucci,et al.  Layered Decoding of Non-Layered LDPC Codes , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[6]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[7]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[8]  Luca Fanucci,et al.  Adaptive Single Phase Decoding of LDPC Codes , 2006 .

[9]  Jean-Luc Danger,et al.  Lambda-Min Decoding Algorithm of Regular and Irregular LDPC Codes , 2003 .

[10]  N. Wehn,et al.  Design of irregular LDPC Codes for flexible Encoder and Decoder Hardware Realization , 2006, 2006 International Conference on Software in Telecommunications and Computer Networks.

[11]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[12]  Vincent Berg,et al.  Low cost LDPC decoder for DVB-S2 , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[13]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Frank Kienle,et al.  A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.

[15]  Frank Kienle,et al.  A synthesizable IP core for DVB-S2 LDPC code decoding , 2005, Design, Automation and Test in Europe.

[16]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[17]  Frank Kienle,et al.  Disclosing the LDPC code decoder design space , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[18]  N. Wehn,et al.  Enhanced Channel Coding for OFDM-based UWB Systems , 2006, 2006 IEEE International Conference on Ultra-Wideband.

[19]  Amir H. Banihashemi,et al.  On implementation of min-sum algorithm for decoding low-density parity-check (LDPC) codes , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.