Analog signal path circuit for a four transistor pixel in standard 0.13μm CMOS technology

This project is aimed to develop the layout for the analog signal path of a 4 transistor pixel CMOS image sensor using EDA tools in standard 0.13μm Silterra fabrication technology. The sub-circuit blocks that define the analog input-output path consists of the 320×240 pixel array, 320 column parallel correlated double sampling circuits, an output buffer amplifier and all associated bias circuitry. Each pixel size has a dimension of 10μm × 10μm. The pixel's frame rate is targeted to be 120 frames per second (fps) working in a QVGA picture format (320× 240 pixels). From simulation, the illumination range of 0.01 lux to 0.25 lux has been tested and shows only a 2.8% error from the ideal output linearity.

[1]  K. Findlater,et al.  SXGA pinned photodiode CMOS image sensor in 0.35 /spl mu/m technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  S. Kawahito,et al.  Noise analysis of high-gain, low-noise column readout circuits for CMOS image sensors , 2004, IEEE Transactions on Electron Devices.

[3]  Albert J. P. Theuwissen,et al.  CMOS image sensors: State-of-the-art , 2008 .

[4]  A. Tomasini,et al.  Performance limits in visible and infrared imager sensors , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  A. El Gamal,et al.  Trends in CMOS image sensor technology and design , 2002, Digest. International Electron Devices Meeting,.