A novel vertical channel self-aligned split-gate flash memory

[1]  C.S. Wang,et al.  High SCR design for one-transistor split-gate full-featured EEPROM , 2004, IEEE Electron Device Letters.

[2]  Dana Lee,et al.  A novel 3 volts-only, small sector erase, high density flash E/sup 2/PROM , 1994, Proceedings of 1994 VLSI Technology Symposium.

[3]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[4]  S. C. Tsao,et al.  A novel high density contactless flash memory array using split-gate sources-side-injection cell for 5 V-only applications , 1994, Proceedings of 1994 VLSI Technology Symposium.

[5]  Min-Hwa Chi,et al.  A new self-convergent programming and erase tightening by substrate-hot-electron injection for ETOX cells in triple-well , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[6]  T. Ogura,et al.  Low voltage, low current, high speed program step split gate cell with ballistic direct injection for EEPROM/flash , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[7]  Ya-Chin King,et al.  New single-poly EEPROM with cell size down to 8F/sup 2/ for high density embedded nonvolatile memory applications , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[8]  Shinji Taguchi,et al.  A new flash-erase EEPROM cell with a sidewall select-gate on its source side , 1989, International Technical Digest on Electron Devices Meeting.

[9]  Feng Gao,et al.  Vertical floating-gate 4.5F/sup 2/ split-gate NOR flash memory at 110nm node , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..