Frequency dividers with enhanced locking range

The locking range of the CML divide-by-two divider with the inductive shunt peaking is analyzed. The dividers using the locking-range-enhanced techniques have been realized in 0.13 mum CMOS process. Experimental results show that the locking range of the proposed divider is improved 30.8% and 62.5% by adopting the current-reused and the gm-boosted technique, respectively. When both techniques are adopted, the locking range is 101.67% larger than the conventional one at the same power consumption. The maximum locking range of the proposed divider is from 46.22 to 48.64 GHz while the input power level is -4 dbm.

[1]  D.J. Allstot,et al.  G/sub m/-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi.  Superharmonic InjectionLocked Frequency Dividers , 2003 .

[3]  Jri Lee,et al.  A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[4]  R. Adler.  A Study of Locking Phenomena in Oscillators , 1946, Proceedings of the IRE.

[5]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[6]  A. Karanicolas.  A 2.7 V 900 MHz CMOS LNA and mixer , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Shen-Iuan Liu,et al.  A 58-to-60.4GHz Frequency Synthesizer in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Danijela Cabric,et al.  Future wireless systems: UWB, 60GHz, and cognitive radios , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[9]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[10]  X Li,et al.  Gm-boosted common-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS , 2005 .

[11]  A. Rylyakov,et al.  96-GHz static frequency divider in SiGe bipolar technology , 2004, IEEE Journal of Solid-State Circuits.

[12]  Shen-Iuan Liu,et al.  A 1.2-V 37–38.5-GHz Eight-Phase Clock Generator in 0.13- $\mu$m CMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[13]  A.A. Abidi,et al.  The Quadrature LC Oscillator: A Complete Portrait Based on Injection Locking , 2007, IEEE Journal of Solid-State Circuits.

[14]  Shen-Iuan Liu,et al.  A 1.2V 37-38.5GHz 8-Phase Clock Generator in 0.13/spl mu/ m CMOS Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..