A simple low-voltage all MOS linear-dB AGC/multiplier circuit

The design of a simple four-quadrant CMOS multiplier/divider circuit is presented. The new circuit comprises one transresistance (Norton) operational amplifier and MOS transistors operating in the triode region. A linear-dB, digitally controlled AGC circuit is presented as an application. Simulation results are included to support some of the theoretical claims.

[1]  Nobuo Fujii,et al.  An Area-Efficient and Highly-Linear CMOS Four-Quadrant Analog Multiplier , 1997 .

[2]  H. Wallinga,et al.  Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model , 1989 .

[3]  Nobuo Fujii,et al.  Configurable CMOS multiplier/divider circuits for analog VLSI , 1994 .

[4]  J.N. Babanezhad,et al.  A 20-V four-quadrant CMOS analog multiplier , 1985, IEEE Journal of Solid-State Circuits.

[5]  Mohammed Ismail,et al.  CMOS exponential current-to-voltage converter , 1997 .

[6]  T. Enomoto,et al.  Integrated MOS four-quadrant analog multiplier using switched capacitor technology for analog signal processor ICs , 1985 .

[7]  Mohammed Ismail,et al.  High frequency wide range CMOS analogue multiplier , 1992 .

[8]  F. Montecchi,et al.  Low voltage low power CMOS four-quadrant analog multiplier for neural network applications , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[9]  Mohammed Ismail,et al.  A nonlinear CMOS analog cell for VLSI signal and information processing , 1991 .

[10]  Mohammed Ismail,et al.  MOS multiplier/divider cell for analogue VLSI , 1989 .

[11]  John V. Wait,et al.  Introduction to operational amplifier theory and applications , 1975 .

[12]  Mohammed Ismail,et al.  Analog VLSI Implementation of Neural Systems , 2011, The Kluwer International Series in Engineering and Computer Science.

[13]  Ramesh Harjani,et al.  A low-power CMOS VGA for 50 Mb/s disk drive read channels , 1995 .

[14]  Mohammed Ismail,et al.  Four-quadrant CMOS/BiCMOS multipliers using linear-region MOS transistors , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[15]  G. Geelen,et al.  An inherently linear and compact MOST-only current division technique , 1992 .

[16]  Carlos Galup-Montoro,et al.  Digitally programmable V-I converter for application in MOSFET-C filters , 1995 .