Cooperative multithreading on embedded multiprocessor architectures enables energy-scalable design

We propose an embedded multiprocessor architecture and its associated thread-based programming model. Using a cycle-true simulation model of this architecture, we are able to estimate energy savings for a threaded C program. The savings are obtained by voltage- and frequency-scaling of the individual processors. We port a fingerprint minutiae detection application onto this architecture, and show the resulting performance on single-, dual-, and quad-processor configurations. The energy-scaled quad-processor version results in a 77 % energy reduction over the single-processor non-scaled implementation, at only a 2.2 % degradation in cycle count.

[1]  John Goodacre.  Challenges in programming multiprocessor platforms , 2004 .

[2]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[3]  Johan A. Pouwelse,et al.  Application-directed voltage scaling , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Ingrid Verbauwhede,et al.  A compact and efficient fingerprint verification system for secure embedded devices , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[5]  Wayne H. Wolf,et al.  Multiprocessor Systems-on-Chips , 2004, ISVLSI.

[6]  Rajesh K. Gupta,et al.  Leakage aware dynamic voltage scaling for real-time embedded systems , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Petru Eles,et al.  Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[8]  Dean M. Tullsen,et al.  Simultaneous multithreading: a platform for next-generation processors , 1997, IEEE Micro.

[9]  Sharad Malik,et al.  Flexible and formal modeling of microprocessors with application to retargetable simulation , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.

[11]  Martti Forsell,et al.  A Scalable High-Performance Computing Solution for Networks on Chips , 2002, IEEE Micro.

[12]  Patrick Schaumont,et al.  Interactive cosimulation with partial evaluation , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[13]  Vincent K. N. Lau,et al.  Automatic Performance Setting for Dynamic Voltage Scaling , 2002, Wirel. Networks.

[14]  Gregory R. Andrews,et al.  Concurrent programming - principles and practice , 1991 .

[15]  David R. Keppel,et al.  Tools and Techniques for Building Fast Portable Threads Packages , 1993 .

[16]  F. Petrot,et al.  Lightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[17]  キャリー ウッセリー,et al.  Method of generating application specific integrated circuits using programmable hardware architecture , 1998 .