Ultra-Low-Power and Performance-Improved Logic Circuit Using Hybrid TFET-MOSFET Standard Cells Topologies and Optimized Digital Front-End Process

Tunnel FET is recognized as one of the most promising candidates for ultra-low power applications due to its ultra-low off current and CMOS compatibility. However, some characteristics of TFET caused by asymmetric device structure and special conduction mechanism may make conventional topologies of logic circuits no longer applicable. Our previous work has reported that TFET stacking will result in severe current degradation, which makes traditional logic cells not applicable. In this paper, two solutions are proposed: first, from a logic cell perspective, novel hybrid TFET-MOSFET topologies of standard logic cells are proposed, which achieve more than 2 times lower hardware cost and intrinsic delay, hence up to 4 times lower area-power-delay product (APDP) than that of conventional TFET logic circuits. Compared to MOSFET logic circuits, the designs achieve almost 2 orders of magnitude lower power and up to 34 times lower APDP. Second, from a large-scale circuit perspective, an optimized digital front-end (DFE) is proposed. Taking serial peripheral interface (SPI) as an example, SPI circuit using the optimized DFE achieves 46% lower delay and 4 times lower APDP than that of traditional TFET SPI, and 3 orders of magnitude lower static power and APDP than that of MOSFET SPI.

[1]  A. T. Tiedemann,et al.  Complementary Strained Si GAA Nanowire TFET Inverter With Suppressed Ambipolarity , 2016, IEEE Electron Device Letters.

[2]  Xu Yan,et al.  Challenges and Solutions of the TFET Circuit Design , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Ru Huang,et al.  A closed-form capacitance model for tunnel FETs with explicit surface potential solutions , 2014 .

[4]  Ching-Te Chuang,et al.  Design and Analysis of Robust Tunneling FET SRAM , 2013, IEEE Transactions on Electron Devices.

[5]  Ru Huang,et al.  Comprehensive performance re-assessment of TFETs with a novel design by gate and source engineering from device/circuit perspective , 2014, 2014 IEEE International Electron Devices Meeting.

[6]  C. Wang III-V Heterojunction TFET with Bandgap Engineering for Performance Enhancement and Ambipolar Leakage Suppression , 2017 .

[7]  Ru Huang,et al.  A novel Si tunnel FET with 36mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration , 2012, 2012 International Electron Devices Meeting.

[8]  Michael Niemier,et al.  Analog Circuit Design Using Tunnel-FETs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Narayanan Vijaykrishnan,et al.  Tunnel FET RF Rectifier Design for Energy Harvesting Applications , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[10]  Ian A. Young,et al.  Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction Characteristics , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[11]  Woo Young Choi Miller effect suppression of tunnel field-effect transistors (TFETs) using capacitor neutralisation , 2016 .

[12]  S. Strangio,et al.  Strained Silicon Complementary TFET SRAM: Experimental Demonstration and Simulations , 2018, IEEE Journal of the Electron Devices Society.

[13]  Narayanan Vijaykrishnan,et al.  Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[14]  K. Boucart,et al.  Double-Gate Tunnel FET With High-κ Gate Dielectric , 2008 .

[15]  Ching-Te Chuang,et al.  Exploration and evaluation of hybrid TFET-MOSFET monolithic 3D SRAMs considering interlayer coupling , 2016, 2016 International Conference on IC Design and Technology (ICICDT).

[16]  C. Hu,et al.  Tunnel FET-based pass-transistor logic for ultra-low-power applications , 2011, 69th Device Research Conference.

[17]  Chao Wang,et al.  Analytical current model of tunneling field-effect transistor considering the impacts of both gate and drain voltages on tunneling , 2014, Science China Information Sciences.

[18]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[19]  Luca Selmi,et al.  Understanding the Potential and Limitations of Tunnel FETs for Low-Voltage Analog/Mixed-Signal Circuits , 2017, IEEE Transactions on Electron Devices.

[20]  Pranay Prabhat,et al.  A Subthreshold ARM Cortex-M0+ Subsystem in 65 nm CMOS for WSN Applications with 14 Power Domains, 10T SRAM, and Integrated Voltage Regulator , 2016, IEEE Journal of Solid-State Circuits.

[21]  V. Hu,et al.  Device design of vertical nanowire III-V heterojunction TFETs for performance enhancement , 2018, 2018 7th International Symposium on Next Generation Electronics (ISNE).

[22]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[23]  Ching-Te Chuang,et al.  Evaluation of Sub-0.2 V High-Speed Low-Power Circuits Using Hetero-Channel MOSFET and Tunneling FET Devices , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Narayanan Vijaykrishnan,et al.  Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Ching-Te Chuang,et al.  A comparative analysis of tunneling FET circuit switching characteristics and SRAM stability and performance , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[26]  Device Designs of III-V Tunnel FETs for Performance Enhancements through Line Tunneling , 2018, 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM).

[27]  Ian A. Young,et al.  Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[28]  Narayanan Vijaykrishnan,et al.  Design of energy-efficient circuits and systems using tunnel field effect transistors , 2013, IET Circuits Devices Syst..

[29]  Le Ye,et al.  Combinational Access Tunnel FET SRAM for Ultra-Low Power Applications , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[30]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[31]  S. Datta,et al.  Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation , 2009, IEEE Transactions on Electron Devices.

[32]  Double-gate Ge, In As-based tunnel FETs with enhanced ON-current , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).

[33]  Luca Selmi,et al.  Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells , 2015, IEEE Journal of the Electron Devices Society.

[34]  Marco Lanuzza,et al.  Mixed Tunnel-FET/MOSFET Level Shifters: A New Proposal to Extend the Tunnel-FET Application Domain , 2015, IEEE Transactions on Electron Devices.

[35]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[36]  Massoud Pedram,et al.  Leakage current reduction in CMOS VLSI circuits by input vector control , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Le Ye,et al.  Ultra-Low Power Hybrid TFET-MOSFET Topologies for Standard Logic Cells with Improved Comprehensive Performance , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[38]  H.-S. Philip Wong,et al.  Performance benchmarks for Si, III–V, TFET, and carbon nanotube FET - re-thinking the technology assessment methodology for complementary logic applications , 2010, 2010 International Electron Devices Meeting.

[39]  Yao-Jen Lee,et al.  32-nm Multigate Si-nTFET With Microwave-Annealed Abrupt Junction , 2016, IEEE Transactions on Electron Devices.

[40]  Ru Huang,et al.  20.2 A 57nW Software-Defined Always-On Wake-Up Chip for IoT Devices with Asynchronous Pipelined Event-Driven Architecture and Time-Shielding Level-Crossing ADC , 2020, 2020 IEEE International Solid- State Circuits Conference - (ISSCC).

[41]  Dhiraj K. Pradhan,et al.  A novel Si-Tunnel FET based SRAM design for ultra low-power 0.3V VDD applications , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[42]  David Cavalheiro,et al.  TFET-Based Power Management Circuit for RF Energy Harvesting , 2017, IEEE Journal of the Electron Devices Society.

[43]  Le Ye,et al.  Benchmarking TFET from a circuit level perspective: Applications and guideline , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[44]  Ching-Te Chuang,et al.  Evaluation of Stability, Performance of Ultra-Low Voltage MOSFET, TFET, and Mixed TFET-MOSFET SRAM Cell With Write-Assist Circuits , 2014, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[45]  Massimo Alioto,et al.  Enabling the Internet of Things: From Integrated Circuits to Integrated Systems , 2017 .

[46]  L. Barboni,et al.  TFET-Based Circuit Design Using the Transconductance Generation Efficiency $ {g}_{m}/ {I}_{d}$ Method , 2015, IEEE Journal of the Electron Devices Society.

[47]  Suman Datta,et al.  Opportunities and Challenges of Tunnel FETs , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[48]  Adam Makosiej,et al.  CMOS Sensor Nodes With Sub-Picowatt TFET Memory , 2016, IEEE Sensors Journal.