A technique for high ratio LZW compression [logic test vector compression]

Reduction of both the test suite size and the download time of test vectors is important in today's system-on-a-chip designs. In this paper, a method for compressing the scan test patterns using the LZW algorithm is presented. This method leverages the large number of "don't-cares" in test vectors in order to improve the compression ratio significantly. The hardware decompression architecture presented here uses existing on-chip embedded memories. Tests using the ISCAS89 and the ITC99 benchmarks show that this method achieves high compression ratios.

[1]  Hans-Joachim Wunderlich,et al.  Tailoring ATPG for embedded testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[2]  Janusz Rajski.  DFT for high-quality low cost manufacturing test , 2001, Proceedings 10th Asian Test Symposium.

[3]  Abraham Lempel,et al.  Compression of individual sequences via variable-rate coding , 1978, IEEE Trans. Inf. Theory.

[4]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Ajay Khoche,et al.  Test vector compression using EDA-ATE synergies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[6]  Terry A. Welch,et al.  A Technique for High-Performance Data Compression , 1984, Computer.

[7]  Christos A. Papachristou,et al.  Multiscan-based test compression and hardware decompression using LZ77 , 2002, Proceedings. International Test Conference.

[8]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[9]  Abraham Lempel,et al.  A universal algorithm for sequential data compression , 1977, IEEE Trans. Inf. Theory.

[10]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[11]  Scott Davidson,et al.  ITC'99 Benchmark Circuits - Preliminary Results , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[12]  A. Ogawa,et al.  Dynamic test compression using statistical coding , 2001, Proceedings 10th Asian Test Symposium.

[13]  Luis Basto,et al.  First Results of ITC'99 Benchmark Circuits , 2000, IEEE Des. Test Comput..

[14]  Kyle London.  Mastering algorithms with C , 1999 .

[15]  Brion L. Keller,et al.  A SmartBIST variant with guaranteed encoding , 2001, Proceedings 10th Asian Test Symposium.

[16]  Krishnendu Chakrabarty,et al.  System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Ajay Khoche,et al.  Test economics for multi-site test with modern cost reduction techniques , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[18]  Kohei Miyase,et al.  On identifying don't care inputs of test patterns for combinational circuits , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[19]  Mark Nelson,et al.  The Data Compression Book , 2009 .

[20]  Krishnendu Chakrabarty,et al.  Deterministic Built-in Pattern Generation for Sequential Circuits , 1999, J. Electron. Test..

[21]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).