EMVS: Embedded Multi Vector-core System

[1]  Richard M. Russell,et al.  The CRAY-1 computer system , 1978, CACM.

[2]  A. Inoue,et al.  The architecture of a multi-vector processor system, VVP , 1988, Parallel Comput..

[3]  Hui Cheng,et al.  Vector pipelining, chaining, and speed on the IBM 3090 and Cray X-MP , 1989, Computer.

[4]  Michael Weiss.  Strip mining on SIMD architectures , 1991, ICS '91.

[5]  Steve R. Kleiman,et al.  SunOS Multi-thread Architecture , 1991, USENIX Winter.

[6]  Earl E. Swartzlander.  Application Specific Processors , 1997 .

[7]  Michael J. Flynn,et al.  Vliw processors: efficiently exploiting instruction level parallelism , 2000 .

[8]  Christopher Batten,et al.  The vector-thread architecture , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[9]  J. Gregory Steffan,et al.  The microarchitecture of FPGA-based soft processors , 2005, CASES '05.

[10]  Ronny Krashinsky.  Vector-thread architecture and implementation , 2007 .

[11]  Jonathan Rose,et al.  VESPA: portable, scalable, and flexible FPGA-based vector processors , 2008, CASES '08.

[12]  Guy Lemieux,et al.  Vector Processing as a Soft Processor Accelerator , 2009, TRETS.

[13]  Guy Lemieux,et al.  VEGAS: soft vector processor with scratchpad memory , 2011, FPGA '11.

[14]  Radu Hobincu,et al.  Increasing vector processor pipeline efficiency with a thread-interleaved controller , 2011, 15th International Conference on System Theory, Control and Computing.

[15]  Eduard Ayguadé Parra,et al.  Reconfigurable memory controller with programmable pattern support , 2011, HIPEAC 2011.

[16]  Guy Lemieux,et al.  VENICE: A compact vector processor for FPGA applications , 2012, 2012 International Conference on Field-Programmable Technology.

[17]  Eduard Ayguadé,et al.  PPMC: A Programmable Pattern Based Memory Controller , 2012, ARC.

[18]  Guy Lemieux,et al.  Embedded supercomputing in FPGAs with the VectorBlox MXP Matrix Processor , 2013, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[19]  Louise H. Crockett,et al.  The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc , 2014 .

[20]  Eduard Ayguadé,et al.  Advanced Pattern based Memory Controller for FPGA based HPC applications , 2014, 2014 International Conference on High Performance Computing & Simulation (HPCS).

[21]  Guy Lemieux,et al.  Soft vector processors with streaming pipelines , 2014, FPGA.

[22]  Eduard Ayguadé,et al.  MAPC: Memory access pattern based controller , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[23]  F. Xia,et al.  Experiments with Odroid-XU3 board , 2015 .

[24]  Spiros N. Agathos,et al.  Targeting the Parallella , 2015, Euro-Par.

[25]  Valavan Manohararajah,et al.  The Stratix™ 10 Highly Pipelined FPGA Architecture , 2016, FPGA.

[26]  Paul Graham,et al.  A low-cost, radiation-hardened single-board computer for command and data handling , 2016, 2016 IEEE Aerospace Conference.

[27]  Eduard Ayguadé,et al.  Memory Controller for Vector Processor , 2018, J. Signal Process. Syst..