A 2.5- to 3.5-Gb/s Adaptive FIR Equalizer With Continuous-Time Wide-Bandwidth Delay Line in 0.25-$muhbox m$CMOS

This paper presents an adaptive finite impulse response (FIR) equalizer with continuous-time wide-bandwidth delay line in CMOS 0.25-mum process for 2.5-Gb/s to 3.5-Gb/s data communications. To achieve wide bandwidth, fractionally spaced structure is used and an inverter with active-inductor load design is proposed as the delay cell of the tap delay line. Close loop adaptation of the fractionally spaced FIR equalizer is demonstrated using a low-power and area-efficient pulse extraction method as on-chip error detector. Measurement results show that the proposed adaptive equalizer achieves over 75% horizontal eye opening when the channel loss at the half-data-rate frequency varies from 4 dB to 21 dB at 2.5-Gb/s data rate. At 3.5-Gb/s data rate, the equalizer achieves 68% horizontal eye opening when the channel loss is about 9.3 dB at the half-data-rate frequency. The adaptive equalizer including the FIR filter and the error detector occupies 0.095 mm2 die area and dissipates 95 mW at 2.5-Gb/s data rate from 2.5-V voltage supply

[1]  Hong-June Park,et al.  A 2.2 Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[2]  B.L. Ji,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[3]  Deog-Kyoon Jeong,et al.  A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .

[4]  Jri Lee,et al.  A 10Gb/s CMOS adaptive equalizer for backplane applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[5]  S. Chandramouli,et al.  Realization of multigigabit channel equalization and crosstalk cancellation integrated circuits , 2004, IEEE Journal of Solid-State Circuits.

[6]  Rinaldo Castello,et al.  A 200-MSample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servo , 1997 .

[7]  Sooping Saw,et al.  A CMOS 0.25-/spl mu/m continuous-time FIR filter with 125 ps per tap delay as a fractionally spaced receiver equalizer for 1-gb/s data transmission , 2005 .

[8]  Marwan A. Jabri,et al.  Weight perturbation: an optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networks , 1992, IEEE Trans. Neural Networks.

[9]  K. Hirotsu,et al.  An analog neural network chip with random weight change learning algorithm , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[10]  Jin Liu,et al.  A continuous-time adaptive FIR equalizer with LNV-AIL delay line for 2.5Gb/s data communication , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[11]  R. Mooney,et al.  8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew , 2005, IEEE Journal of Solid-State Circuits.

[12]  K. Nagaraj,et al.  A high speed, low power PRML read channel device , 1995 .

[13]  Hong-June Park,et al.  A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme , 2002 .

[14]  Lin Wu,et al.  A 6.25Gb/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[15]  Edoardo Prete,et al.  Adaptive decision-feedback equalization for band-limited high-speed serial links , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  Jin Liu,et al.  A digital power spectrum estimation method for the adaptation of high-speed equalizers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  H. Tamura,et al.  A 5-6.4-Gb/s 12-channel transceiver with pre-emphasis and equalization , 2005, IEEE Journal of Solid-State Circuits.

[18]  Behzad Razavi,et al.  A 125-MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[19]  A.J. Baker.  An adaptive cable equalizer for serial digital video rates to 400 Mb/s , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[20]  Muneo Fukaishi,et al.  A 0.13-/spl mu/m CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer , 2003 .

[21]  H. Tamura,et al.  A 2B parallel 1.25 Gb/s interconnect I/O interface with self-configurable link and plesiochronous clocking , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[22]  P. Pepeljugoski,et al.  A 7-tap transverse analog-FIR filter in 0.12 /spl mu/m CMOS for equalization of 10Gb/s fiber-optic data systems , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[23]  Guangyu Evelina Zhang,et al.  A 10 Gb/s BiCMOS adaptive cable equalizer , 2005, IEEE Journal of Solid-State Circuits.

[24]  E. Alon,et al.  Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery , 2005, IEEE Journal of Solid-State Circuits.

[25]  Anthony Chan Carusone,et al.  A 40 Gb/s transversal filter in 0.18 /spl mu/m CMOS using distributed amplifiers , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[26]  G.T. Uehara,et al.  A 200 MHz 9-tap analog equalizer for magnetic disk read channels in 0.6 /spl mu/m CMOS , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[27]  W. Walker,et al.  A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[28]  P. R. Gray,et al.  Parallelism in analog and digital PRML magnetic disk read channel equalizers , 1995 .

[29]  N.P. Kelly,et al.  A mixed-signal DFE/FFE receiver for 100Base-TX applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[30]  Michael A. Sorna,et al.  A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.

[31]  G. Feygin,et al.  A 160 MHz analog equalizer for magnetic disk read channels , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[32]  Jin Liu,et al.  A CMOS 0.25-/spl mu/m continuous-time FIR filter with 125 ps per tap delay as a fractionally spaced receiver equalizer for 1-gb/s data transmission , 2005, IEEE Journal of Solid-State Circuits.

[33]  N. Krishnapura,et al.  A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmission , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[34]  A. Buchwald,et al.  A sampled-data switched-current analog 16-tap FIR filter with digitally programmable coefficients in 0.8 /spl mu/m CMOS , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[35]  Asad A. Abidi,et al.  A 160-MHz analog front-end IC for EPR-IV PRML magnetic storage read channels , 1996 .

[36]  M.H. Shakiba.  A 2.5 Gb/s adaptive cable equalizer , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[37]  R. Senthinathan,et al.  0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[38]  E. Burlingame,et al.  An analog CMOS high-speed continuous-time FIR filter , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[39]  S. Gowda,et al.  Differential 4-tap and 7-tap transverse filters in SiGe for 10Gb/s multimode fiber optic link equalization , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[40]  R. Mooney,et al.  An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation and clock deskew , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[41]  Paul J. Hurst,et al.  An analog DFE for disk drives using a mixed-signal integrator , 1999 .

[42]  Designing a Simple, Small, Wide-band and Low-Power Equalizer for FR4 Copper Links , 2003 .

[43]  H. Tamura,et al.  Partial response detection technique for driver power reduction in high speed memory-to-processor communications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[44]  Z. Ciota,et al.  Analogue realisation of integrated FIR filters , 1996 .