STRATEGIES & METHODOLOGIES FOR LOW POWER VLSI DESIGNS: A REVIEW

Low power has emerged as a principal theme in today’s world of electronics industries. Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all power management on chip are the key challenges below 100nm due to increased complexity. For many designs, optimization of power is important as timing due to the need to reduce package cost and extended battery life. For power management leakage current also plays an important role in low power VLSI designs. Leakage current is becoming an increasingly important fraction of the total power dissipation of integrated circuits. This paper describes about the various strategies, methodologies and power management techniques for low power circuits and systems. Future challenges that must be met to designs low power high performance circuits are also discussed.

[1]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[2]  Chingwei Yeh,et al.  Timing driven power gating , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, ICCAD '94.

[4]  R.B. Brown,et al.  Circuit techniques for gate and sub-threshold leakage minimization in future CMOS technologies , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[5]  Chenming Hu,et al.  Direct tunneling gate leakage current in transistors with ultrathin silicon nitride gate dielectric , 2000, IEEE Electron Device Letters.

[6]  Mircea R. Stan,et al.  Circuit-level techniques to control gate leakage for sub-100nm CMOS , 2002, ISLPED '02.

[7]  Barry Wilkinson.  Digital system design , 1987 .

[8]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Kimberly Ryan,et al.  Cadence Design Systems Inc. , 1993 .

[10]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.

[11]  Daniel W. Dobberpuhl,et al.  The design and analysis of VLSI circuits , 1985 .

[12]  Prasad Subramaniam.  Power Management for Optimal Power Design , 2010 .

[13]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[14]  Takayasu Sakurai,et al.  Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).