Sub-1V capacitor-free low-power-consumption LDO with digital controlled loop

A CMOS sub-1 V capacitor-free low-power-consumption low-dropout voltage regulator (LDO) with digital controlled loop is presented in this paper. This technique can make power consumption lower than other LDOs with traditional controlled Loop. Especially, the performance of power consumption of proposed LDO without off-chip capacitors is excellent. The LDO can also be stable even without the output capacitor. With 0.9 V power supply voltage, the output voltage is designed as 0.6 V. The maximum output current of the LDO is 120 mA at an output of 0.6 V. The prototype of the LDO is fabricated with TSMC 0.35-mum CMOS processes. The chip area (including I/O pad) is only 927 mum times 969 mum.

[1]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.

[2]  Bertan Bakkaloglu,et al.  A CMOS Low-Dropout Regulator With Current-Mode Feedback Buffer Amplifier , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  V. Pouget,et al.  Total Dose and Single Event Transients in Linear Voltage Regulators , 2007, IEEE Transactions on Nuclear Science.

[4]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Cong-Kha Pham,et al.  Quick response circuit for low-power LDO voltage regulators to improve load transient response , 2007, 2007 International Symposium on Communications and Information Technologies.

[6]  Shen-Iuan Liu,et al.  Sub-1V capacitor-free low-dropout regulator , 2006 .

[7]  Ka Nang Leung,et al.  A Low-Dropout Regulator for SoC With $Q$-Reduction , 2007, IEEE Journal of Solid-State Circuits.