A 1 Mbit EEPROM with MONOS memory cell for semiconductor disk application
暂无分享,去创建一个
T. Tsuchiya | Y. Hayashi | T. Tanaka | Y. Kijiya | E. Kinoshita | T. Nozaki | Y. Hayashi | T. Tanaka | T. Nozaki | Y. Kijiya | E. Kinoshita | T. Tsuchiya
[1] Takeshi Nakayama,et al. A high-speed parallel sensing architecture for multi-megabit flash E/sup 2/PROMs , 1990 .
[2] Tetsuo Endoh,et al. A high-density NAND EEPROM with block-page programming for microcomputer applications , 1990 .
[3] E. Suzuki,et al. Traps created at the interface between the nitride and the oxide on the nitride by thermal oxidation , 1983 .
[4] Y. Hayashi,et al. A low-voltage alterable EEPROM with metal—oxide-nitride—oxide—semiconductor (MONOS) structures , 1983, IEEE Transactions on Electron Devices.
[5] Takaaki Hagiwara,et al. Scaling Down MNOS Nonvolatile Memory Devices , 1982 .
[6] Carrier conduction in thin silicon nitride films , 1982 .