MSCSim -Multilevel and Split Cache Simulator
暂无分享,去创建一个
[1] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[2] Peter J. Denning,et al. Virtual memory , 1970, CSUR.
[3] Donald J. Patterson,et al. Computer organization and design: the hardware-software interface (appendix a , 1993 .
[4] David A. Patterson,et al. Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .
[5] 장훈,et al. [서평]「Computer Organization and Design, The Hardware/Software Interface」 , 1997 .
[6] K. Kavi. Cache Memories Cache Memories in Uniprocessors. Reading versus Writing. Improving Performance , 2022 .
[7] Aleksandar Milenkovic,et al. An Integrated Environment for Teaching Computer Architecture , 2000, IEEE Micro.
[8] Norman P. Jouppi,et al. Cacti 3. 0: an integrated cache timing, power, and area model , 2001 .
[9] L.E.S. Ramos,et al. A new learning method of microprocessor architecture , 2002, 32nd Annual Frontiers in Education.
[10] Hugh Osborne,et al. Teaching computer organization/architecture with limited resources using simulators , 2002, SIGCSE '02.
[11] C.A.P.S. Martins,et al. DCMSIM: didactic cache memory simulator , 2003, 33rd Annual Frontiers in Education, 2003. FIE 2003..
[12] Bosko Nikolic,et al. A Memory System for Education , 2005, Comput. J..