True Random Number Generation From Commodity NVM Chips

In this article, we propose a novel technique to generate true random numbers (TRNs) using off-the-shelf non-volatile memory (NVM) chips. In particular, we illustrate a TRN generator (TRNG) extraction methodology from two types of NVM technologies: 1) emerging resistive NVM, and 2) charge-based NOR flash. We exploit the variability in programming latency while performing write and erase operations. The main causes of such effects can be attributed to the switching-time variability of the NVM devices and second-order effects, such as peripheral CMOS variability and circuit parasitics. Through multiple experiments, we show that dominant variability contribution arises from NVM switching-time distributions. In order to increase the quality of randomness, we propose an XOR-based post-processing technique. In the proposed methodology, latency values are first extracted from multiple locations on the chip followed by the application of post-processing technique. The randomness of the generated bitstream is evaluated using NIST SP 800-22 statistical test suite, and all the 15 tests are passed with encouraging P-values. We validated the proposed NVM-based TRNG for a wide range of operational temperatures (−40 °C to +85 °C). Utilization of the existing NVM chips and no requirement of additional specialized hardware make the proposed TRNG technique highly advantageous and cost-effective.

[1]  Biswajit Ray,et al.  Exploiting DRAM Latency Variations for Generating True Random Numbers , 2018, 2019 IEEE International Conference on Consumer Electronics (ICCE).

[2]  Paul C. Kocher,et al.  The intel random number generator , 1999 .

[3]  Jae Sung Lee,et al.  Resistive switching phenomena: A review of statistical physics approaches , 2015 .

[4]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[5]  Fatemeh Tehranipoor,et al.  Robust hardware true random number generators using DRAM remanence effects , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[6]  An Ultra-fast Multi-level MoTe 2 -based RRAM , 2018 .

[7]  B. Ricco,et al.  On the origin of the dispersion of erased threshold voltages in flash EEPROM memory cells , 2000 .

[8]  Hongbin Sun,et al.  A 128 Kb HfO2 ReRAM with Novel Double-Reference and Dynamic-Tracking scheme for write yield improvement , 2016, IEICE Electron. Express.

[9]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[10]  Stefan Slesazeck,et al.  Random Number Generation Based on Ferroelectric Switching , 2018, IEEE Electron Device Letters.

[11]  Manan Suri,et al.  High-Quality PUF Extraction from Commercial RRAM Using Switching-Time Variability , 2018, 2018 IEEE International Memory Workshop (IMW).

[12]  Qing Wu,et al.  A novel true random number generator based on a stochastic diffusive memristor , 2017, Nature Communications.

[13]  Werner Schindler,et al.  Evaluation Criteria for True (Physical) Random Number Generators Used in Cryptographic Applications , 2002, CHES.

[14]  Ya-Chin King,et al.  A Contact-Resistive Random-Access-Memory-Based True Random Number Generator , 2012, IEEE Electron Device Letters.

[15]  Jinshun Bi,et al.  Optimization of erase time degradation in 65 nm NOR flash memory chips , 2018 .

[16]  G. Edward Suh,et al.  Extracting Device Fingerprints from Flash Memory by Exploiting Physical Variations , 2011, TRUST.

[17]  Ali Emre Pusane,et al.  Investigating flicker noise effect on randomness of CMOS ring oscillator based true random number generators , 2014, 2014 International Conference on Information Science, Electronics and Electrical Engineering.

[18]  Ashwani Kumar,et al.  Hybrid CMOS-OxRAM RNG circuits , 2016, 2016 IEEE 16th International Conference on Nanotechnology (IEEE-NANO).

[19]  Shinobu Fujita,et al.  High-Speed Magnetoresistive Random-Access Memory Random Number Generator Using Error-Correcting Code , 2016, ArXiv.

[20]  A. V. Davydov,et al.  An Ultra-fast Multi-level MoTe2-based RRAM , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[21]  Stefan Katzenbeisser,et al.  An Overview of DRAM-Based Security Primitives , 2018, Cryptogr..

[22]  Iluminada Baturone,et al.  Improved Generation of Identifiers, Secret Keys, and Random Numbers From SRAMs , 2015, IEEE Transactions on Information Forensics and Security.

[23]  Aleksandar Milenkovic,et al.  Microcontroller TRNGs Using Perturbed States of NOR Flash Memory Cells , 2019, IEEE Transactions on Computers.

[24]  Aleksandar Milenković,et al.  True Random Number Generation Using Read Noise of Flash Memory Cells , 2018, IEEE Transactions on Electron Devices.

[25]  Z. Wei,et al.  True random number generator using current difference based on a fractional stochastic model in 40-nm embedded ReRAM , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[26]  John A. Chandy,et al.  DRNG: DRAM-based random number generation using its startup value behavior , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[27]  Yasuo Takahashi,et al.  Switching operation and degradation of resistive random access memory composed of tungsten oxide and copper investigated using in-situ TEM , 2015, Scientific Reports.

[28]  Onur Mutlu,et al.  D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput , 2018, 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA).

[29]  Markus Rohe,et al.  Obtaining True-Random Binary Numbers from a Weak Radioactive Source , 2005, ICCSA.

[30]  Stefano Ambrogio,et al.  True Random Number Generation by Variability of Resistive Switching in Oxide-Based Devices , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[31]  G. Edward Suh,et al.  Flash Memory for Ubiquitous Hardware Security Functions: True Random Number Generation and Device Fingerprints , 2012, 2012 IEEE Symposium on Security and Privacy.

[32]  Andreas G. Andreou,et al.  A true Random Number Generator using RTN noise and a sigma delta converter , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[33]  Manan Suri,et al.  Experimental Validation of CBRAM Performance Enhancement Using FNW Soft-Technique , 2017, 2017 IEEE International Memory Workshop (IMW).

[34]  Michael N. Kozicki,et al.  Conductive bridging random access memory—materials, devices and applications , 2016 .