A 1.6ps peak-INL 5.3ns range two-step digital-to-time converter in 65nm CMOS

A wide range high resolution 2-stage digital-to-time converter (DTC) is presented. It uses a counter in the first stage and a digitally controlled delay line in the second stage to decouple the range versus resolution trade-off. Background calibration is used to correct interstage gain error. Fabricated in 65nm, the prototype DTC achieves 1.65ps-peak-integral non-linearity (INL) while consuming 10.13mW at 100MHz carrier frequency. The achieved dynamic range is 15dB higher than state-of-the-art DTCs.

[1]  Jan Craninckx,et al.  A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[2]  Nenad Pavlovic,et al.  A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  Ahmed Elkholy,et al.  A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC , 2015, IEEE Journal of Solid-State Circuits.

[4]  Giovanni Marzin,et al.  A 2.9–4.0-GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560-${\rm fs}_{\rm rms}$ Integrated Jitter at 4.5-mW Power , 2011, IEEE Journal of Solid-State Circuits.

[5]  Chih-Kong Ken Yang,et al.  A 0.1-1.5 GHz 8-bit inverter-based digital-to-phase converter using harmonic rejection , 2013, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[6]  Gordon W. Roberts,et al.  70-GHz Effective Sampling Time-Base On-Chip Oscilloscope in CMOS , 2007, IEEE Journal of Solid-State Circuits.

[7]  Eric A. M. Klumperink,et al.  A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.

[8]  Kathleen Philips,et al.  24.7 A 673µW 1.8-to-2.5GHz dividerless fractional-N digital PLL with an inherent frequency-capture capability and a phase-dithering spur mitigation for IoT applications , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[9]  Giovanni Marzin,et al.  An Adaptive Pre-Distortion Technique to Mitigate the DTC Nonlinearity in Digital PLLs , 2014, IEEE Journal of Solid-State Circuits.

[10]  Ashoke Ravi,et al.  A 2 GHz 244 fs-Resolution 1.2 ps-Peak-INL Edge Interpolator-Based Digital-to-Time Converter in 28 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[11]  Giovanni Marzin,et al.  A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power , 2011, 2011 IEEE International Solid-State Circuits Conference.

[12]  Mikko Valkama,et al.  13.5 A 0.35-to-2.6GHz multilevel outphasing transmitter with a digital interpolating phase modulator enabling up to 400MHz instantaneous bandwidth , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).