Behavior-to-placed RTL synthesis with performance-driven placement

Interconnect delay should be considered together with computation delay during architectural synthesis in order to achieve timing closure in deep submicrometer technology. In this paper, we propose an architectural synthesis technique for distributed-register architecture, which separates interconnect delay for data transfer from component delay for computation. The technique incorporates performance-driven placement into the architectural synthesis to minimize performance overhead due to interconnect delay. Experimental results show that our methodology achieves performance improvement of up to 60% and 22% on the average.

[1]  D. F. Wong,et al.  Simultaneous Functional-unit Binding And Floorplanning , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[2]  Kiyoung Choi,et al.  High-level synthesis under multi-cycle interconnect delay , 2001, ASP-DAC '01.

[3]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[4]  E. Friedman,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.

[5]  Roy L. Russo.  Design Automation , 1972, Computer.

[6]  Martin D. F. Wong,et al.  Simultaneous functional-unit binding and floorplanning , 1994, ICCAD '94.

[7]  Daniel Gajski,et al.  System clock estimation based on clock slack minimization , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[8]  Ki-Hyun Kim,et al.  Backward-annotation of post-layout delay information into high-level synthesis process for performance optimization , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[9]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[10]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[11]  P. Banerjee,et al.  Parallel algorithms for simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[12]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[13]  David Hung-Chang Du,et al.  Performance-driven constructive placement , 1991, DAC '90.

[14]  Hidetoshi Onodera,et al.  A performance-driven macro-block placer for architectural evaluation of ASIC designs , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[15]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[16]  M. Leeser,et al.  Integrating floorplanning in data-transfer based high-level synthesis , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[17]  Keikichi Tamaru,et al.  A placement driven methodology for high-level synthesis of sub-micron ASIC's , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[18]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.