A High-Speed GCD Chip: A Case Study in Asynchronous Design
暂无分享,去创建一个
Montek Singh | John Hansen | Leandra Vicci | Gennette Gill | Ankur Agiwal | L. Vicci | Montek Singh | Gennette Gill | John Hansen | Ankur Agiwal
[1] Ivan E. Sutherland,et al. Two FIFO ring performance experiments , 1999, Proc. IEEE.
[2] Steven M. Nowick,et al. MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Feng Shi,et al. Test generation for ultra-high-speed asynchronous pipelines , 2005, IEEE International Conference on Test, 2005..
[4] Feng Shi,et al. Low-overhead testing of delay faults in high-speed asynchronous pipelines , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).
[5] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .
[6] Peter A. Beerel,et al. High-performance asynchronous pipeline circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[7] Kenneth Steiglitz,et al. Bubbles can make self-timed pipelines fast , 1990, J. VLSI Signal Process..
[8] Jan M. Rabaey,et al. Digital Integrated Circuits , 2003 .