An 8-bit I/O-sized ADC with second-order TDC and MOM capacitor voltage-to-time converter

We present an I/O-sized second-order analog to digital converter (ADC) combined with a time-to-digital converter (TDC) and a voltage-to-time converter (VTC). Our proposed VTC is optimized for metal-oxide-metal (MOM) capacitances, and is charged to the MOM capacitances by an input voltage. In a standard 65-nm CMOS process, an SNR of 50 dB (8 bits) is achievable at an input signal frequency of 78 kHz and a sampling rate of 20 MHz, where the respective area and power are 6468 mm2 and 509 μW. The active area of the proposed ADC is smaller than an I/O buffer. The proposed ADC is useful as an ADC I/O.

[1]  Shintaro Izumi,et al.  Data Aggregation Protocol for Multiple Sound Sources Acquisition with Microphone Array Network , 2011, 2011 Proceedings of 20th International Conference on Computer Communications and Networks (ICCCN).

[2]  Peng Gao,et al.  A 2.8-to-8.5mW GSM/bluetooth/UMTS/DVB-H/WLAN fully reconfigurable CTΔΣ with 200kHz to 20MHz BW for 4G radios in 90nm digital CMOS , 2010, 2010 Symposium on VLSI Circuits.

[3]  Franco Maloberti,et al.  A 84dB SNDR 100kHz bandwidth low-power single op-amp third-order ΔΣ modulator consuming 140μW , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Shintaro Izumi,et al.  A Second-Order All-Digital TDC with Low-Jitter Frequency Shift Oscillators and Dynamic Flipflops , 2013, IEICE Trans. Electron..

[5]  Richard Gaggl,et al.  Delta-Sigma A/D-Converters , 2013 .

[6]  Tadahiro Kuroda,et al.  A 0.5V 1.1MS/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.