A Novel Polymer-Based Ultra-High Density Bonding Interconnection

3D heterogeneous integration with advanced packaging and high-density chip stacking technologies are critical design breakthroughs to support market demand and enable success. Increasingly, hybrid bonding interconnection has been recognized as the unique bonding method that can satisfy the demand for high-density chip stacking. In this study, we demonstrate chip-to-wafer bonding with high density micro-bumping that utilizes an organic dielectric material to replace the inorganic dielectric material. This new hybrid bonding interface can exhibit improved particle sensitivity compared to oxide, along with better dielectric properties. This work demonstrates that such a bonding material has potential compatibility with both high-precision alignment at low temperatures and high-temperature copper annealing. A two-stage assembly process including pre-bond and gang bond is used to increase copper-to-copper metal solid-state diffusion to improve bond strength to nearly match that of oxide hybrid bonding. Ultimately, scratch-free copper polishing pads can provide good copper height uniformity after Chemical Mechanical Planarization (CMP) processing, allowing void free formation of polymer and copper bonds. Together, a chip bonding process was developed with a three step bonding profile to simulate NCF (Non-Conductive Film) bonding mechanism. The polymer is slightly fluid during thermal-compression bonding allowing it to fill completely into all bonding interfaces.

[1]  M. Koyanagi,et al.  Comprehensive Study on Advanced Chip on Wafer Hybrid Bonding with Copper/Polyimide Systems , 2022, 2022 IEEE 72nd Electronic Components and Technology Conference (ECTC).

[2]  Hsiang-Hung Chang,et al.  Feasibility Study of Nanotwinned Copper and Adhesive Hybrid Bonding for Heterogeneous Integration , 2021, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC).

[3]  S. Yoneda,et al.  A Novel Photosensitive Polyimide Adhesive Material for Hybrid Bonding Processing , 2021, 2021 IEEE 71st Electronic Components and Technology Conference (ECTC).

[4]  Xiao Liu,et al.  Characterization and Application of a Novel Permanent Bonding Material , 2020, Electronic Components and Technology Conference.

[5]  W.C. Chiou,et al.  3D Multi-chip Integration with System on Integrated Chips (SoIC™) , 2019, 2019 Symposium on VLSI Technology.

[6]  Ming-Fa Chen,et al.  System on Integrated Chips (SoIC(TM) for 3D Heterogeneous Integration , 2019, 2019 IEEE 69th Electronic Components and Technology Conference (ECTC).

[7]  G. Fountain,et al.  Development of Low Temperature Direct Bond Interconnect Technology for Die-To-Wafer and Die-To-Die Applications-Stacking, Yield Improvement, Reliability Assessment , 2018, 2018 International Wafer Level Packaging Conference (IWLPC).

[8]  M. Kondo,et al.  Void-Free Copper Pillar Hybrid Wafer Bonding Using a BCB Based Polymer Adhesive and Chemical Mechanical Polishing , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[9]  T. Suga,et al.  Cu/adhesive hybrid bonding through a Cu-first bonding approach by using H-containing HCOOH vapor surface treatment , 2017, 2017 18th International Conference on Electronic Packaging Technology (ICEPT).

[10]  T. Suga,et al.  Cu/Adhesive Hybrid Bonding at 180 °C in H-Containing HCOOH Vapor Ambient for 2.5D/3D Integration , 2017, Electronic Components and Technology Conference.

[11]  Yu-Min Lin,et al.  Development of high throughput adhesive bonding scheme by wafer-level underfill for 3D die-to-interposer stacking with 30µm-pitch micro interconnections , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[12]  Wen-Wei Shen,et al.  Cu/BCB hybrid bonding with TSV for 3D integration by using fly cutting technology , 2015, 2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC).

[13]  Stéphane Moreau,et al.  Chip to wafer copper direct bonding electrical characterization and thermal cycling , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).

[14]  Yu-Min Lin,et al.  Low temperature bonding using non-conductive adhesive for 3D chip stacking with 30μm-pitch micro solder bump interconnections , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[15]  W. C. Lo,et al.  Electrical characterization and reliability investigations of Cu TSVs with wafer-level Cu/Sn-BCB hybrid bonding , 2012, Proceedings of Technical Program of 2012 VLSI Technology, System and Application.

[16]  Shyh-Shyuan Sheu,et al.  A Wafer-Level Three-Dimensional Integration Scheme With Cu TSVs Based on Microbump/Adhesive Hybrid Bonding for Three-Dimensional Memory Application , 2012, IEEE Transactions on Device and Materials Reliability.

[17]  Kuo-Shu Kao,et al.  Achievement of low temperature chip stacking by a wafer-applied underfill material , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[18]  Mayu Aoki,et al.  Wafer-level hybrid bonding technology with copper/polymer co-planarization , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[19]  Susan Goldberg,et al.  Bonding , 1984, The Social Value of Zoos.

[20]  Hua Dong,et al.  Key Enabling Materials for 3DIC Fabrication and Device Performance , 2019, Additional Conferences (Device Packaging HiTEC HiTEN & CICMT).

[21]  T. Sakai,et al.  Hybrid bonding technology with Cu-Cu/adhesives for high density 2.5D/3D integration , 2016, 2016 Pan Pacific Microelectronics Symposium (Pan Pacific).