A 5GS/s 8-bit ADC with Self-Calibration in 0.18 μm SiGe BiCMOS Technology

A 5 GS/s 8-bit analog-to-digital converter (ADC) implemented in 0.18 μm SiGe BiCMOS technology has been demonstrated. The proposed ADC is based on two-channel time-interleaved architecture, and each sub-ADC employs a two-stage cascaded folding and interpolating topology of radix-4. An open loop track-and-hold amplifier with enhanced linearity is designed to meet the dynamic performance requirement. The on-chip self-calibration technique is introduced to compensate the interleaving mismatches between two sub-ADCs. Measurement results show that the spurious free dynamic range (SFDR) stays above 44.8 dB with a peak of 53.52 dB, and the effective number of bits (ENOB) is greater than 5.8 bit with a maximum of 6.97 bit up to 2.5 GS/s. The ADC exhibits a differential nonlinearity (DNL) of -0.31/+0.23 LSB (least significant bit) and an integral nonlinearity (INL) of -0.68/+0.68 LSB, respectively. The chip occupies an area of 3.9 × 3.6 mm2, consumes a total power of 2.8 W, and achieves a figure of merit (FoM) of 10 pJ/conversion step.

[1]  Bruno Allard,et al.  Design Considerations for a 6 Bit 20 GS/s SiGe BiCMOS Flash ADC Without Track-and-Hold , 2014, IEEE Journal of Solid-State Circuits.

[2]  R. van de Grift,et al.  An 8-bit video ADC incorporating folding and interpolation techniques , 1987 .

[3]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[4]  Wei-Min Lance Kuo,et al.  Proton radiation response of monolithic Millimeter-wave transceiver building blocks implemented in 200 GHz SiGe technology , 2004, IEEE Transactions on Nuclear Science.

[5]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.

[6]  Edgar Sanchez-Sinencio,et al.  A wide input bandwidth 7-bit 300-MSample/s folding and current-mode interpolating ADC , 2003 .

[7]  Augusto Gutierrez-Aitken,et al.  An Ultra-Wideband 7-Bit 5 Gsps ADC Implemented in Submicron InP HBT Technology , 2007, 2007 IEEE Compound Semiconductor Integrated Circuits Symposium.

[8]  Konstantin O. Petrosyants,et al.  Physical TCAD Model for Proton Radiation Effects in SiGe HBTs , 2016, IEEE Transactions on Nuclear Science.

[9]  Tai-Cheng Lee,et al.  A 10-bit 2.6-GS/s Time-Interleaved SAR ADC With a Digital-Mixing Timing-Skew Calibration Technique , 2018, IEEE Journal of Solid-State Circuits.

[10]  C.A.T. Salama,et al.  An 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter in SiGe technology , 2004, IEEE Journal of Solid-State Circuits.

[11]  Xinyu Liu,et al.  A wideband calibration-free 1.5-GS/s 8-bit analog-to-digital converter with low latency , 2014 .

[12]  M. Berroth,et al.  A 6-GS/s 9.5-b Single-Core Pipelined Folding-Interpolating ADC With 7.3 ENOB and 52.7-dBc SFDR in the Second Nyquist Band in 0.25- $\mu$ m SiGe-BiCMOS , 2017, IEEE Transactions on Microwave Theory and Techniques.

[13]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[14]  Takuji Miki,et al.  A 2-GS/s 8-bit Time-Interleaved SAR ADC for Millimeter-Wave Pulsed Radar Baseband SoC , 2017, IEEE Journal of Solid-State Circuits.

[15]  Daniel J. Schwab,et al.  A 20 GS/s 5-Bit SiGe BiCMOS Dual-Nyquist Flash ADC With Sampling Capability up to 35 GS/s Featuring Offset Corrected Exclusive-Or Comparators , 2009, IEEE Journal of Solid-State Circuits.

[16]  Tetsuya Matsumoto,et al.  A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture , 2010, IEEE Journal of Solid-State Circuits.

[17]  David S. Ricketts,et al.  Analysis and Comparison of High-Resolution GS/s Samplers in Advanced BiCMOS and CMOS , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Sandipan Kundu,et al.  A 1.2 V 2.64 GS/s 8 bit 39 mW Skew-Tolerant Time-interleaved SAR ADC in 40 nm Digital LP CMOS for 60 GHz WLAN , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Michael Chu,et al.  High-Speed Reconfigurable Circuits for Multirate Systems in SiGe HBT Technology , 2015, Proceedings of the IEEE.

[20]  F. Cannone,et al.  Low distortion input buffer for high resolution GS/s rate track-and-hold amplifiers , 2012 .

[21]  Chaoming Zhang,et al.  A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Jin Wu,et al.  An 8-bit 1 GS/s folding and interpolating ADC with a base-4 architecture , 2013 .

[23]  Paul Voois,et al.  A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s , 2008, IEEE Journal of Solid-State Circuits.

[24]  Jaesik Lee,et al.  A 20-GS/s 5-b SiGe ADC for 40-Gb/s Coherent Optical Links , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  John D. Cressler,et al.  Advanced SiGe BiCMOS Technology for Multi-Mrad Electronic Systems , 2014, IEEE Transactions on Device and Materials Reliability.

[26]  R. Roovers,et al.  A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.